• Title/Summary/Keyword: Digital pre-distortion

Search Result 39, Processing Time 0.025 seconds

A CMOS Stacked-FET Power Amplifier Using PMOS Linearizer with Improved AM-PM

  • Kim, Unha;Woo, Jung-Lin;Park, Sunghwan;Kwon, Youngwoo
    • Journal of electromagnetic engineering and science
    • /
    • v.14 no.2
    • /
    • pp.68-73
    • /
    • 2014
  • A linear stacked field-effect transistor (FET) power amplifier (PA) is implemented using a $0.18-{\mu}m$ silicon-on-insulator CMOS process for W-CDMA handset applications. Phase distortion by the nonlinear gate-source capacitance ($C_{gs}$) of the common-source transistor, which is one of the major nonlinear sources for intermodulation distortion, is compensated by employing a PMOS linearizer with improved AM-PM. The linearizer is used at the gate of the driver-stage instead of main-stage transistor, thereby avoiding excessive capacitance loading while compensating the AM-PM distortions of both stages. The fabricated 836.5 MHz linear PA module shows an adjacent channel leakage ratio better than -40 dBc up to the rated linear output power of 27.1 dBm, and power-added efficiency of 45.6% at 27.1 dBm without digital pre-distortion.

Depth Image Distortion Correction Method according to the Position and Angle of Depth Sensor and Its Hardware Implementation (거리 측정 센서의 위치와 각도에 따른 깊이 영상 왜곡 보정 방법 및 하드웨어 구현)

  • Jang, Kyounghoon;Cho, Hosang;Kim, Geun-Jun;Kang, Bongsoon
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.5
    • /
    • pp.1103-1109
    • /
    • 2014
  • The motion recognition system has been broadly studied in digital image and video processing fields. Recently, method using th depth image is used very useful. However, recognition accuracy of depth image based method will be loss caused by size and shape of object distorted for angle of the depth sensor. Therefore, distortion correction of depth sensor is positively necessary for distinguished performance of the recognition system. In this paper, we propose a pre-processing algorithm to improve the motion recognition system. Depth data from depth sensor converted to real world, performed the corrected angle, and then inverse converted to projective world. The proposed system make progress using the OpenCV and the window program, and we test a system using the Kinect in real time. In addition, designed using Verilog-HDL and verified through the Zynq-7000 FPGA Board of Xilinx.

Minimal Sampling Rate for Quasi-Memoryless Power Amplifiers (전력증폭기 모델링을 위한 최소 샘플링 주파수 연구)

  • Park, Young-Cheol
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.44 no.10
    • /
    • pp.185-190
    • /
    • 2007
  • In this paper, minimum sampling rates and method of nonlinear characterization were suggested for low power, quasi-memoryless PAs. So far, the Nyquist rate of the input signal has been used for nonlinear PA modeling, and it is burdening Analog-to-digital converters for wideband signals. This paper shows that the input Nyquist rate sampling is not a necessary condition for successful modeling of quasi-memoryless PAs. Since this sampling requirement relives the bandwidth requirements for Analog-to-digital converters (ADCs) for feedback paths in digital pre-distortion systems, relatively low-cost ADcs can be used to identify nonlinear PAs for wideband signal transmission, even at severe aliasing conditions. Simulation results show that a generic memoryless nonlinear RF power amplifier with AMAM and AMPM distortion can be successfully identified at any sampling rates. Measurement results show the modeling error variation is less than 0.8dB over any sampling rates.

Design and Implementation of UDC for W-CDMA Dgital Predistortion (W-CDMA Digital Predistortion용 UDC(Up/Down Converter) 설계 및 제작)

  • 최민성;조갑제;방성일
    • Proceedings of the IEEK Conference
    • /
    • 2003.11c
    • /
    • pp.273-276
    • /
    • 2003
  • In this paper, we designed and made up/down converter (UDC) for using W-CDMA digital pre-distortion system which is one of the efficiency enhancement techniques. UDC is required that frequency up(baseband to RF) and down(RF to baseband) of information signals. The focus of the design and PCB layout is to satisfy the linearity of the UDC. We tested that UDC was satisfied specification which is based on 3GPP base stations and repeaters. The ACLR results which are -51.84dBc(Up Converter) and -55.0dBc(Down Converter) at upper 5 MHz offset from center-frequency show that UDC satisfy the 3GPP specification with superior linearity data.

  • PDF

A Watermark Embedding Technique for Still Images Using Cross-Reference Points (교차 참조 점을 이용한 정지영상의 워터마크 삽입기법)

  • Lee, Hang-Chan
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.55 no.4
    • /
    • pp.165-172
    • /
    • 2006
  • In this paper we present a technique for detecting cross-reference points that allows improving watermark detect-ability. In general, Harris detector is commonly used for finding salient points. Harris detector is a kind of combined corner and edge detector which is based on neighboring image data distribution, therefore it has some limitation to find accurate salient points after watermark embedding or any kinds of digital attacks. The new method proposed in this paper used not data distribution but geometrical structure of a normalized image in order to avoid pointing error caused by the distortion of image data. After normalization, we constructed pre-specified number of virtual lines from top to bottom and left to right, and several of cross points were selected by a random key. These selected points specify almost same positions with the accuracy more than that of Harris detector after digital attacks. These points were arranged by a random key, and blocks centered in these points were formed. A reference watermark is formed by a block and embedded in the next block. Because same alteration is applied to the watermark generated and embedded blocks. the detect-ability of watermark is improved even after digital attacks.

Research on the Waveform Generator Technology for the SAR Payload

  • Won, Young-Jin;Youn, Young-Su;Kim, Jin-Hee
    • The Bulletin of The Korean Astronomical Society
    • /
    • v.37 no.2
    • /
    • pp.228.1-228.1
    • /
    • 2012
  • Digital waveform generation technology for SAR payload can be divided into DDS(Direct Digital Synthesizer) method and Memory Mapped(M/M) method. DDS is the single chip which consists of the Sine Table, NCO(Numerically Controlled Oscillator), DAC, and so on. DDS method is a very simple method because the circuit configuration is not complex but has a disadvantage that can not control phase and amplitude easily by using NCO. M/M method has the complexity of the circuit configuration because it requires the memories which stores the waveforms, the control circuits, and DAC. And this method should apply the high interface technology for being compatible with the wide bandwidth of the digital signal and has the difficulty for PCB design because the number of the signal lines should be increased according to the number of the data bits for DAC. Although it has several disadvantages, this method has the capability of pre-distortion function which can compensate the phase and amplitude characteristics of the system and also has an excellent advantage to make any arbitrary waveform, so this method is considered as an important technology with DDS method. This research describes the technological trends of the waveform generator for the SAR payload and analyzes the characteristics of the technology.

  • PDF

Incremental Delta-Sigma Analog to Digital Converter for Sensor (센서용 Incremental 델타-시그마 아날로그 디지털 변환기 설계)

  • Jeong, Jinyoung;Choi, Danbi;Roh, Jeongjin
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.10
    • /
    • pp.148-158
    • /
    • 2012
  • This paper presents the design of the incremental delta-sigma ADC. The proposed circuit consists of pre-amplifier, S & H circuit, MUX, delta-sigma modulator, and decimation filter. Third-order discrete-time delta-sigma modulator with 1-bit quantization were fabricated by a $0.18{\mu}m$ CMOS technology. The designed circuit show that the modulator achieves 87.8 dB signal-to-noise and distortion ratio (SNDR) over a 5 kHz signal bandwidth and differential nonlinearity (DNL) of ${\pm}0.25$ LSB, integral nonlinearity (INL) of ${\pm}0.2$ LSB. Power consumption of delta-sigma modulator is $941.6{\mu}W$. It was decided that N cycles are 200 clock for 16-bits output.

Application of Digital On-Channel Repeater in a DTV Transmission Network in Korea (국내 DTV 방송망에서의 디지털 동일채널중계기의 적용)

  • Suh Young-Woo;Kim Young-Min;Mok Ha-Kyun;Kwon Tae-Hoon;Lee Sang-Gil;Park Sung Ik;Lee Yong-Tae;Eum Homin;Seo Jae Hyun;Kim Heung Mook;Kim Seung Won
    • Journal of Broadcast Engineering
    • /
    • v.10 no.4 s.29
    • /
    • pp.587-598
    • /
    • 2005
  • KBS and ETRI have co-developed an advanced DOCR(Digital On Channel Repeater) which has an equalization and pre-distortion function and can be operated properly under lower isolation of reception and transmission antennas. Field tests of the DOCR were performed twice in Suwon area in 2004 and 2005. This paper summarizes the characteristics of the DOCR system and field test results in Suwon. The changes in DOCR coverage according to the different generations of ATSC DTV receivers were also analyzed. Basic concept to apply the DOCR system in DTV broadcasting networks in Korea is suggested through test results.

CHANGES OF ABUTMENT SCREW AFTER REPEATED CLOSING AND OPENING

  • Kim Hee-Jung;Chung Chae-Heon;Oh Sang-Ho;Choi Han-Cheol
    • The Journal of Korean Academy of Prosthodontics
    • /
    • v.42 no.6
    • /
    • pp.628-640
    • /
    • 2004
  • Statement of problem. Wear as a result of repeated closing/opening cycles may decrease the friction coefficient of screw head, threads, and other mating components and, consequently, resistance to opening gradually decreases. It may cause screw loosening, which is one of the most common failures in implant prosthesis. Purpose. The purpose of this study is to evaluate the changes on the head and thread surface of the abutment screws after repeated closing and opening through the examination of tested screws in SEM(scanning electron microscope). Materials and methods. Five species of abutments were selected (3i-three, Avana-two) respectively by two pieces. The implant fixtures were perpendicularly mounted in liquid unsaturated polyesther(Epovia, Cray Valley Inc.) with dental surveyor. Each abutment was secured to the implant fixture by each abutment screw with recommended torque value using a digital torque controller. The abutment screws were repeatedly tightened and removed 20 times with a digital controller. FESEM (field emission scanning electron microscope, Netherland, Phillips co., model:XL 30 SFEG) was used to observe changes of each part caused by repeatedly closing/opening expeiment. First, the Photomicrographs of pre-test screws provided by each manufacturer were taken. The changes of each screw were investigated after every fifth closing and opening experiment with FESEM. Scaning electron microscope photomicrographs of each screw were taken four times. Results. As the number of closing and opening was increased, the wear or distortion of hexed or squared slot that contacted with the driver tip was more severely progressed. Wear or distortion of hexed slot was more severe than that of squared slot and it was more remarkable in the titanium screw than in the gold screw. All the tested screws showed that the width in the crest of their screw thread decreased gradually as the test was proceeded. Conclusions. Conclusively, we recommend the clinical use of gold screw, a periodic exchanges of abutment screws and avoiding repeated closing/opening unnecessarily. We also suggest a more careful manipulation of the abutment screw and screw-driver and using of abutment screw with an acute-angled slot design rather than an obtuse-angled one. Finally, it is suggested that the new slot design and the surface treatment for enduring wear or distortion should be devised.

Arbitrary Sampling Method for Nonlinearity Identification of Frequency Multipliers

  • Park, Young-Cheol;Yoon, Hoi-Jin
    • Journal of electromagnetic engineering and science
    • /
    • v.8 no.1
    • /
    • pp.17-22
    • /
    • 2008
  • It is presented that sampling rates for behavioral modeling of quasi-memory less nonlinear devices can be far less than the Nyquist rate of the input signal. Although it has been believed that the sampling rate of nonlinear device modeling should be at least the Nyquist rate of the output signal, this paper suggests that far less than the Nyquist rate of the input signal can be applied to the modeling of quasi-memoryless nonlinear devices, such as frequency multipliers. To verify, a QPSK signal at 820 MHz were applied to a frequency tripler, whereby the device can be utilized as an up-converting mixer into 2.46 GHz with the aid of digital predistortion. AM-AM, AM-PM and PM-PM can be successfully measured regardless of sampling rates.