1 |
B. Koo, Y. Na, and S. Hong, "Integrated bias circuits of RF CMOS cascode power amplifier for linearity enhancement," IEEE Transactions on Microwave Theory and Techniques, vol. 60, no. 2, pp. 340-351, Feb. 2012.
DOI
ScienceOn
|
2 |
H. Dabag, B. Hanafi, F. Golcuk, A. Agah, J. F. Buckwalter, and P. M. Asbeck, "Analysis and design of stacked-FET millimeter-wave power amplifiers," IEEE Transactions on Microwave Theory and Techniques, vol. 61, no. 4, pp. 1543-1556, Apr. 2013.
DOI
ScienceOn
|
3 |
H. Hayashi, M. Nakatsugawa, and M. Muraguchi, "Quasi-linear amplification using self-phase distortion compensation technique," IEEE Transactions on Microwave Theory and Techniques, vol. 43, no. 11, pp. 2557-2564, Nov. 1995.
DOI
ScienceOn
|
4 |
G. Zhang, S. Chang, S. Chen, and J. Sun, "Dual mode efficiency enhanced linear power amplifiers using a new balanced structure," in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium, Boston, MA, 2009, pp. 245-248.
|
5 |
S. Pornpromlikit, J. Jeong, C. D. Presti, A. Scuderi, and P. M. Asbeck., "A watt-level stacked-FET linear power amplifier in silicon-on-insulator CMOS," IEEE Transactions on Microwave Theory and Techniques, vol. 58, no. 1, pp. 57-64, Jan. 2010.
DOI
ScienceOn
|
6 |
M. S. Jeon, J. Woo, U. Kim, and Y. Kwon, "High-efficiency CMOS stacked-FET power amplifier for W-CDMA applications using SOI technology," Electronics Letters, vol. 49, no. 8, pp. 564-566, Apr. 2013.
DOI
ScienceOn
|
7 |
C. Wang, M. Vaidyanathan, and L. E. Larson, "A capacitance-compensation technique for improved linearity in CMOS class-AB power amplifiers," IEEE Journal of Solid-State Circuits, vol. 39, no. 11, pp. 1927-1937, Nov. 2004.
DOI
ScienceOn
|
8 |
J. Kang, J. Yoon, K. Min, D. Yu, J. Nam, Y. Yang, and B. Kim, "A highly linear and efficient differential CMOS power amplifier with harmonic control," IEEE Journal of Solid-State Circuits, vol. 41, no. 6, pp. 1314-1322, Jun. 2006.
DOI
ScienceOn
|
9 |
P. Asbeck, L. Larson, D. Kimball, and J. Buckwalter, "CMOS handset power amplifiers: directions for the future," in Proceedings of the IEEE Custom Integrated Circuits Conference, San Jose, CA, 2012, pp. 1-6.
|