• 제어로봇시스템학회:학술대회논문집
• /
• 1992.10a
• /
• pp.537-540
• /
• 1992

This paper presents Samsung CNC (Computer Numerical Controller) system with an intel 80486/487 as the main CPU and a 32 bit floating point DSP(Digital Signal Processor) TMS320C30 as the motion control CPU. The Samsung CNC system diverse user-frienly characteristics such as multi-tasking, powerful menu system, internal PLC system, and 2/3 dimensional graphics in wire and solid mode. The main CPU executes central processing program, user interface program, interpreter, BMI, etc while the motion control CPU carries out some interpolations, acceleration/deceleration, and PID control algorithm with feedforward terms. Complex interpolations except linear and circular ones are performed on the main control CPU. The experimental results for the circular interpolation under linear acceleration/deceleration shows that the proposed CNC system can be widely used in controlling machining centers with good machining accuracy.

• Proceedings of the KIEE Conference
• /
• 1997.11a
• /
• pp.479-483
• /
• 1997

In general, motor parameters can be divided into mechanical/electrical parameters and harmonic parameters. Mechanical/electrical parameters identification of motor have been studying systematically for a long time. But, systematical study on harmonic parameters analysis for efficient motor drive system are very poor. The goal of this paper is to propose analyzing method of harmonic parameters for motor drive system with various experimental graphic screens and numerical results and to develope harmonic parameters analyzer. A developed analyzer is made up 586-PC and DSP (digital signal processor) board, motor drive system, power and harmonic parameters analyzing software for windows. Harmonic parameters are analyzed using correlation signal processing techniques based on the correlation between voltage and current waveforms. Analysis results are visualized by 3-D current coordinates, and it is compared and evaluated with conventional time/frequency domain. To verify the validity of the proposed system, 1/4HP capacitor run type single phase induction motor and thyristor speed controller is used for analyzing. Harmonic parameters of motor drive system is analyzed and verified, with varying fire angle of thyristor speed controller, and the proposed approach is to confirm validity.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.18 no.5
• /
• pp.1051-1060
• /
• 2014

In this paper, performance of an orthogonal frequency division multiplexing (OFDM) system in an impulsive noise environment is analyzed. Here, it is verified that performance of the OFDM system with window nonlinearity, which is one of the impulsive noise mitigation algorithms, is dependent on the over-sampling rate and the size of window. With respect to the variation of those parameters, we also provide an appropriate region of threshold values that control amplitudes of the sampled waveform of received signals. As a result, a new combination of parameters which improves error performance of OFDM system in an impulsive noise environment as compared to the previously reported parameters is presented.

• Proceedings of the IEEK Conference
• /
• 2002.07c
• /
• pp.1567-1570
• /
• 2002

This paper deals with FPGA(Field Programmable Gate Array) implementation of the AAC(Advanced Audio Coding) decoder. On modern computer culture, according to the high quality data is required in multimedia systems area such as CD, DAT(Digital Audio Tape) and modem. So, the technology of data compression far data transmission is necessity now. MPEG(Moving Picture Experts Group) would be a standard of those technology. MPEG-2 AAC is the availableness and ITU-R advanced coding scheme far high quality audio coding. This MPEG-2 AAC audio standard allows ITU-R 'indistinguishable' quality according to at data rates of 320 Kbit/sec for five full-bandwidth channel audio signals. The compression ratio is around a factor of 1.4 better compared to MPEG Layer-III, it gets the same quality at 70％ of the titrate. In this paper, for a real time processing MPEG2 AAC decoding, it is implemented on FPGA chip. The architecture designed is composed of general DSP(Digital Signal Processor). And the Processor designed is coded using VHDL language. The verification is operated with the simulator of C language programmed and ECAD tool.

• Proceedings of the KIEE Conference
• /
• 1996.07b
• /
• pp.853-855
• /
• 1996

This paper describes the dissipation factor measuring techniques of insulating oil on the operating transformer by using digital signal processing. After applying voltage to the electrodes which is installed In a transformer, acquiring source voltage and current of electrodes and using cross-correlation techniques. we can check the dissipation factor of insulating oil. To Improve measuring accuracy and the speed of process, we use hardware such as TMS320C31 DSP board and analog filter and software such as cross-correlation techniques, rectangular window, and digital filtering techniques. We simulated the measuring accuracy and the degree of the noise effect of this new measuring techniques by using computer simulation, and compared the simplified measuring devices with schering bridge on degraded insulating oil. The result showed that this measuring technique can be used as diagnostic method on the pole transformers.

• Journal of the Institute of Convergence Signal Processing
• /
• v.14 no.4
• /
• pp.249-254
• /
• 2013

A fast multiplier and ADC are essential to process the analog signals in real time. The double-base number system(DBNS) is known as an efficient method for this purpose. The DBNS uses the numbers 2 and 3 as the base numbers simultaneously. The system has an advantage of fast multiplication, less chip area, and low power consumption compared to the binary multiplier. However, the inherent errors of the log number's intrinsic tolerance in DBNS are accumulated in a FIR digital filter, so the signal-to-noise ratio(SNR) has a tendency to be degraded. In this paper, the nonlinear encoder of ADC is designed to compensate the accumulated errors of DBNS by analysing the error distributions of various filter coefficients. The new ADC does not sacrifice its own advantages because the encoder circuits are modified only. The experiments were done with an FIR filters those were designed to have -70dB of SNR in stop band. The proposed nonlinear ADC encoder could drop the SNR to -45dB in stop band, in contrast to -35dB with the linear encoder.

• The Journal of the Acoustical Society of Korea
• /
• v.18 no.3
• /
• pp.79-87
• /
• 1999

In this paper, we reconstruct an algorithm of sound image control for real-time processing and implement a real-time system using digital signal processing board based on TMS320C40. The performance of real-time sound image control system was evaluated by a listening test. The results of the test showed that localized sound image can be perceived by headphone and speaker, and result of test by headphone was better than that of speaker. In the results of test of elevation perception, result of perception between left and right were better than those for differentiating between front and back, and the moving sound image was better than the fixed sound image.

• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 2007.04a
• /
• pp.469-472
• /
• 2007

최근 많은 광대역 유무선 통신 응용분야에서 OFDM(Orthogonal Frequency Division Multiplexing) 방식을 표준기술로 채택하고 있다 OFDM 방식의 고속 무선 데이터 통신를 위한 FFT 프로세서는 일반적으로 DSP(Digital Signal Processing)로 구현되었으나, 큰 전력 소비를 필요로 한다. OFDM의 단점인 전력문제를 보안하기 위해서 Current-mode FFT LSI가 제안되었다. 본 논문에서는 Current-mode FFT LSI의 구현을 위한 저전력 IVC를 설계하였다. 설계된 IVC는 FFT Block의 출력이 $13.65{\mu}A$ 이상일 때에 3V 이상의 전압을 출력하고, FFT Block의 출력이 $0.15{\mu}A$ 이하일 때에 0.5V 이하의 전압을 출력한다. 그리고 IVC의 총 소모전력은 약 1.65mW이다. $0.35{\mu}A$ 공정에서의 저전력 IVC를 설계함으로서, $0.35{\mu}A$ 공정에서의 Current-mode FFT LSI의 설계가 가능해졌다. 저전력 OFDM 통신용 Current-mode FFT LSI는 무선통신의 발전에 기여할 것으로 전망한다.

• Journal of Electrical Engineering and Technology
• /
• v.10 no.4
• /
• pp.1527-1539
• /
• 2015

In this paper the hardware implementation of the direct torque control based on the fuzzy logic technique of induction motor on the Field-Programmable Gate Array (FPGA) is presented. Due to its complexity, the fuzzy logic technique implemented on a digital system like the DSP (Digital Signal Processor) and microcontroller is characterized by a calculating delay. This delay is due to the processing speed which depends on the system complexity. The limitation of these solutions is inevitable. To solve this problem, an alternative digital solution is used, based on the FPGA, which is characterized by a fast processing speed, to take the advantage of the performances of the fuzzy logic technique in spite of its complex computation. The Conventional Direct Torque Control (CDTC) of the induction machine faces problems, like the high stator flux, electromagnetic torque ripples, and stator current distortions. To overcome the CDTC problems many methods are used such as the space vector modulation which is sensitive to the parameters variations of the machine, the increase in the switches inverter number which increases the cost of the inverter, and the artificial intelligence. In this paper an intelligent technique based on the fuzzy logic is used because it is allows controlling the systems without knowing the mathematical model. Also, we use a new method based on the Xilinx system generator for the hardware implementation of Direct Torque Fuzzy Control (DTFC) on the FPGA. The simulation results of the DTFC are compared to those of the CDTC. The comparison results illustrate the reduction in the torque and stator flux ripples of the DTFC and show the Xilinx Virtex V FPGA performances in terms of execution time.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.21 no.2
• /
• pp.208-217
• /
• 2010

This paper presents a novel 10 GHz bio-radar system based on a frequency multiplier and phase-locked loop(PLL) for non-contact measurement of heartbeat and respiration rates. In this paper, a 2.5 GHz voltage controlled oscillator (VCO) with PLL is employed to as a frequency synthesizer, and 10 GHz continuous wave(CW) signal is generated by using frequency multiplier from 2.5 GHz signal. This paper also presents the noise characteristic of the proposed system. As a result, a better performance and economical frequency synthesizer can be achieved with the proposed bio-radar system. The experimental results shows excellent bio-signal measurement up to 100 cm without any additional digital signal processing(DSP), and the proposed system is validated.