• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.2
• /
• pp.47-53
• /
• 2013

In this work, signal transmission properties of SATA connector have been improved using its differential impedance calculation and its design revision to closer impedance matching. Using 3 dimensional electromagnetic field simulator, the differential mode S-parameter was calculated to investigate its signal fidelity. The differential impedance is calculated from the equation of the odd mode impedance with inductance, capacitance, mutual inductance, and mutual capacitance. The differential impedance of SATA connector was calculated to be $107.3{\Omega}$ and did not meet the design specification with $100{\Omega}{\pm}5%$. In order to achieve its impedance range and improve its signal transmission properties, SATA connector's design has been revised with two different directions and analyzed through the calculation of differential impedance, differential reflection loss, and differential insertion loss.

• Proceedings of the KIEE Conference
• /
• 2008.07a
• /
• pp.1977-1978
• /
• 2008

In this paper, we compare performance of common-mode rejection between a differential and a non-differential amplifier system with two electrodes. A differential amplifier system is constant for common-mode rejection ratio(CMRR) on the frequency domain. But a non-differential amplifier's CMRR is determined by $Z_{FB}/Z_e$ ($Z_{FB}$ ; feedback impedance, $Z_e$; electrode impedance). There is trade-off between a non-differential amplifier's CMRR and its differential input impedance. And a non-differential amplifier system has some advantages for a bio-potential measurement with two electrodes because a designer can control the impedance between the body and system's common.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.26 no.3
• /
• pp.176-182
• /
• 2021

This research proposes a high-frequency circuit that can accurately predict the differential mode noise of single-phase inverters at the circuit design stage. Proposed single-phase inverter high frequency circuit in the work is a form in which harmonic impedance components are added to the basic single-phase inverter circuit configuration. For accurate noise prediction, parasitic components present in each part of the differential noise path were extracted. Impedance was extracted using a network analyzer and Q3D in the measurement range of 150 kHz to 30 MHz. A high-frequency circuit model was completed by applying the measured values. Simulations and experiments were conducted to confirm the validity of the high-frequency circuit. As a result, we were able to predict the resonance point of the differential mode voltage extracted as an experimental value with a high-frequency circuit model within an approximately 10% error. Through this outcome, we could verify that differential mode noise can be accurately predicted using the proposed model of the high-frequency circuit without a separate test bench for noise measurement.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.13 no.5
• /
• pp.423-429
• /
• 2013

A 6-Gb/s differential voltage mode driver is presented whose output impedance and pre-emphasis level can be controlled independently. The voltage mode driver consists of five binary-weighted slices each of which has four sub-drivers. The output impedance is controlled by the number of enabled slices while the pre-emphasis level is determined by how many sub-drivers in the enabled slices are driven by post-cursor input. A prototype transmitter with a voltage-mode driver implemented in a 65-nm CMOS logic process consumes 34.8-mW from a 1.2-V power supply and its pre-emphasized output signal shows 165-mVpp,diff and 0.56-UI eye opening at the end of a cable with 10-dB loss at 3-GHz.

• ETRI Journal
• /
• v.35 no.5
• /
• pp.827-837
• /
• 2013

In this paper, we present wideband common-mode (CM) noise suppression using a vertical stepped impedance electromagnetic bandgap (VSI-EBG) structure for high-speed differential signals in multilayer printed circuit boards. This technique is an original design that enables us to apply the VSI-EBG structure to differential signals without sacrificing the differential characteristics. In addition, the analytical dispersion equations for the bandgap prediction of the CM propagation in the VSIEBG structure are extracted, and the closed-form expressions for the bandgap cutoff frequencies are derived. Based on the dispersion equations, the effects of the impedance ratio, the EBG patch length, and via inductances on the bandgap of the VSI-EBG structure for differential signals are thoroughly examined. The proposed dispersion equations are verified through agreement with the full-wave simulation results. It is experimentally demonstrated that the proposed VSI-EBG structure for differential signaling suppresses the CM noise in the wideband frequency range without degrading the differential characteristics.

• KEPCO Journal on Electric Power and Energy
• /
• v.6 no.4
• /
• pp.473-480
• /
• 2020

In this paper, we proposed a high frequency equivalent circuit considering parasitic impedance components for differential noise analysis on the input stage during DC-DC buck converter switching operation. Based on the proposed equivalent circuit model, we presented a method to measure parasitic impedance parameters included in DC bus plate, IGBT, and PCB track using the gain phase method of a network analyzer. In order to verify the validity of this model, a DC-DC prototype consisting of a buck converter, a signal analyzer, and a LISN device, and then resonance frequency was measured in the frequency range between 150 kHz and 30 MHz. The validity of the parasitic impedance measurement method and the proposed equivalent model is verified by deriving that the measured resonance frequency and the resonance frequency of the proposed high frequency equivalent model are the same.

• ETRI Journal
• /
• v.37 no.3
• /
• pp.637-645
• /
• 2015

Common-mode noise (CMN) is an unresolved problem in wireless capsule endoscopy (WCE) systems. In a WCE system, CMN originates from various electric currents found within the human body or external interference sources and causes critical demodulation performance degradation. The differential operation, a typical method for the removal of CMN rejection, can remove CMN by subtracting two signals simultaneously received by two reception sensors attached to a human body. However, when there is impedance mismatching between the two reception sensors, the differential operation method cannot completely remove CMN. Therefore, to overcome this problem, we propose an enhanced CMN rejection method. The proposed method performs not only subtraction but also addition between two received signals. Then a CMN ratio can be estimated by sufficient accumulation of division operation outcomes between the subtraction and addition outputs during the guard period. Finally, we can reject the residual CMN by combining the subtraction and addition outputs.

• Proceedings of the IEEK Conference
• /
• 2001.06b
• /
• pp.289-292
• /
• 2001

A Novel fully-differential bipolar current-controlled current amplifier(CCCA) for electrically tunable circuit design at current-mode signal processing were designed. The CCCA was consisted of fully-differential subtracter and fully-differential current gain amplifier. The simulation result shows that the CCCA has current input impedance of 0.5 Ω and a good linearity. The CCCA has 3-dB cutoff frequency of 20 MHz for the range over bias current 100$mutextrm{A}$ to 20 ㎃. The power dissipation is 3 mW.

• 제어로봇시스템학회:학술대회논문집
• /
• 2004.08a
• /
• pp.470-473
• /
• 2004

This paper presents conducted emission noise measurement from electronic equipment in frequency range of 1 MHz up to 30 MHz by small loop antenna. Small loop antenna measurement method can measure common-mode (CM) and differential-mode (DM) component of the noise on a pair of power line at the same time. The CM and DM can be measured separately. The theory of this measurement method is introduced and analyzed. The measured results were compared with the conventional measurement by Line Impedance Stabilization Network (LISN) and result a good trend between those methods.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.27 no.12
• /
• pp.1084-1096
• /
• 2016

This paper presents method of design and analysis of a high-speed serial interface connector with a data rate of 12.5 Gbps. A high-speed serial interface connector is composed of various material and complex structures. It is very difficult to match the impedance of each discontinuous portion of connector. Therefore, this paper proposes the structure of a connector line that be simplified a connector. In the structure of proposed connector line, this research presents a method for extracting R, L, C and G parameters, analyzing the differential mode impedance, and minimizing the impedance discontinuity using time domain transmissometry and time domain reflectometry. This paper applies the proposed methods in the connector line to the high-speed serial interface connector. The proposed high-speed serial interface connector, which consists of forty-four pins, is analyzed signal transmission characteristics by changing the width and spacing of the four pins. According to the analysis result, as the width of the ground pin increases, the impedance decreases slightly. And as the distance between the ground pin and the signal pin increases, the impedance increases. In addition, as the width of the signal pin increases, the impedance decreases. And as the distance between the signal pin and the signal pin increases, the impedance decreases. The impedance characteristic of initial connector presents ranges from 96 to $139{\Omega}$. Impedance characteristic after applying the structure of proposed connector is shown as a value between 92.6 to $107.5{\Omega}$. This value satisfies the design objective $100{\Omega}{\pm}10%$.