• 제목/요약/키워드: Delay Model

검색결과 2,198건 처리시간 0.035초

신호교차로 지체모형 (Singnalized Intersection Delay Model)

  • 김영찬;이청원
    • 대한교통학회지
    • /
    • 제9권2호
    • /
    • pp.27-40
    • /
    • 1991
  • Delay is an widely-used tool for evaluating the operation of signalized intersections. This paper presents two mathematical models: a model converting stop delay into approach delay : and a model estimating delay at isolated signalized intersection. To develop the delay-conversion model, actual stop delay and approach delay experienced by individual vehicles were measured and then their relationship was formulated using ma-thematical procedure. the formula expressing the approach-delay to stop-delay ratio was a monotonously decreasing function of effective red time. New delay model was developed based on the following criteria; the fitness to measured delay for undersaturated traffic condition and the convergence to the deterministic overflow delay for oversaturated traffic condition. Performance of this model was better than those of other existing models based on the comparison study.

  • PDF

시간지연에 의한 일차홀드 방식을 포함하는 가상벽 모델의 안정성 영향 분석 (Effects of the time delay on the stability of a virtual wall model with a first-order-hold method)

  • 이경노
    • 융복합기술연구소 논문집
    • /
    • 제4권2호
    • /
    • pp.17-21
    • /
    • 2014
  • This paper presents the effects of the time delay on the stability of the haptic system that includes a virtual wall and a first-order-hold method. The model of a haptic system includes a haptic device model with a mass and a damper, a virtual wall model, a first-order-hold model and a time delay model. In this paper, the time delay is considered as the computational time delay that is assumed to be as much as the sampling time. As the time delay increases, the maximal available stiffness of a virtual wall model is reduced reversely. The relation among the time delay and the maximum available stiffness, the mass and the damper of the haptic device are analyzed using the MATLAB simulation.

A FINANCIAL MARKET OF A STOCHASTIC DELAY EQUATION

  • Lee, Ki-Ahm;Lee, Kiseop;Park, Sang-Hyeon
    • 대한수학회보
    • /
    • 제56권5호
    • /
    • pp.1129-1141
    • /
    • 2019
  • We propose a stochastic delay financial model which describes influences driven by historical events. The underlying is modeled by stochastic delay differential equation (SDDE), and the delay effect is modeled by a stopping time in coefficient functions. While this model makes good economical sense, it is difficult to mathematically deal with this. Therefore, we circumvent this model with similar delay effects but mathematically more tractable, which is by the backward time integration. We derive the option pricing equation and provide the option price and the perfect hedging portfolio.

가변적인 계산시간지연에 의한 햅틱 시스템에서의 안정성 영향 분석 (Analysis for the Stability of a Haptic System with the Computational Time-varying Delay)

  • 이경노
    • 융복합기술연구소 논문집
    • /
    • 제5권2호
    • /
    • pp.37-42
    • /
    • 2015
  • This paper presents the effects of the computational time-varying delay on the stability of the haptic system that includes a virtual wall and a first-order-hold method. The model of a haptic system includes a haptic device model with a mass and a damper, a virtual wall model, a first-order-hold model and a computational time-varying delay model. In this paper, the maximum of the computational time-varying delay is assumed to be as much as the sampling time. Using the simulation, it is analyzed how the sample-hold methods and the computational time-varying delay affect the maximum available stiffness. As the maximum of computational time-varying delay increases, the maximal available stiffness of a virtual wall model is reduced.

압반사 제어모델을 이용한 심혈관시스템 모델링 및 시뮬레이션 (Modeling and Simulation of the Cardiovascular System Using Baroreflex Control Model)

  • 최병철;전계록
    • 한국시뮬레이션학회:학술대회논문집
    • /
    • 한국시뮬레이션학회 2004년도 춘계학술대회 논문집
    • /
    • pp.109-117
    • /
    • 2004
  • In this paper, we consider the aortic sinus baroreceptor, which is the most representative baroreceptor sensing the variance of pressure in the cardiovascular system, and propose heart activity control model to observe the effect of delay time in heart period and stroke volume under the regulation of baroreflex in the aortic sinus. The proposed heart activity baroreflex regulation model contains electric circuit sub-model. We constituted the time delay sub-model to observe sensitivity of heart activity baroreflex regulation model by using the variable value to represent the control signal transmission time from the output of baroreflex regulation model to efferent nerve through central nervous system. The simulation object of this model is to observe variability of the cardiovascular system by variable value in time delay sub-model. As simulation results, we observe three patterns of the cardiovascular system variability by the time delay, First, if the time delay over 2.5 second, aortic pressure and stroke volume and heart rate is observed nonperiodically and observed. Finally, if time delay under 0.1 second, then heart rate and aortic pressure-heart rate trajectory is maintained in stable state.

  • PDF

신호등 교차로에서의 지체예측에 관한 연구 (A Model for the Estimation of Delay Signalized Intersections)

  • 이철기;이승환
    • 대한교통학회지
    • /
    • 제10권1호
    • /
    • pp.41-54
    • /
    • 1992
  • The purpose of this thesis is to construct a model to estimate the delay that vehicles arriving randomly will be experienced at an isolated singalized intersection. To do this the following objectives are set in this study: (i) An what distance a random arrival pattern occurs after a platoon of vehicles are dis-charged from the stop line; (ii) A model which estimates the average delay per through-vehicle with respect to the de-gree of saturation; and (iii) The relation between the stepped delay and average approach delay per vehicle. The following are the findings of this study: (i) A random arrival pattern on the first second and third lanes occur 300,400 and 300m downstream from stop line rdspectively. A random arrival pattern on lane group occurs 500m downstream from the stop line ; (ii) A model for the estimation of approach delay has been developed in such a way that up to x=0.7 the delay increases linearly and beyond 0.7 the delay increases rapidly in a form of second order polynomial due to high degree of saturation : and (iii) Approach delay equals approximately 1.21 times of stopped delay.

  • PDF

신호교차로의 출발녹색시간 변화에 따른 직진교통류의 지체 및 지체민감도 분식 (A Delay and Sensitivity of Delay Analysis for Varying Start of Green Time at Signalized Intersections: Focused on through traffic)

  • 안우영
    • 한국도로학회논문집
    • /
    • 제9권4호
    • /
    • pp.21-32
    • /
    • 2007
  • 신호교차로의 교통류 해석을 위해 널리 사용되는 선형모형(Vertical queueing model)은 자유속도에 따라 모든 차량이 정지선에 도착하고, 대기행렬은 정지선에서 수직으로 형성된다고 가정한다. 이러한 모형자체의 단순성 때문에 선두차량은 자유속도와 가속도에 의해 계산된 출발유효녹색시간(start of effective green time)에 정지선을 통과하게 되며, 모든 추종차량은 동일한 궤적을 갖게 된다고 가정한다. 본 연구의 목적은 Vertical queueing 모형의 단순성과 비현실성을 보완하기 위해 물리학의 Kinematic수식을 응용하여 신호교차로의 출발녹색시간(start of green time)을 함수로 한 자동차추종모형(Kinematic Car-following model at Signalized intersections: KCS traffic model)을 개발하고, 이에 따른 지체 및 지체민감도를 비교함에 있다. 출발녹색시간 변화에 따른 지체분석결과 Vertical queueing 모형에서 산출된 지체값이 KCS 교통류모형에 비해 과다하게 추정됨을 알 수 있었다. 반면, 지체민감도 분석 결과 KCS 교통류모형이 Vertical queueing 모형에 비해 민감하게 변함을 알 수 있었다.

  • PDF

AR 모델을 이용한 이동 통신 채널의 시간 지연 해석기법에 관한 연구 (A Study on Analysis of Time Delay Model Using Autoregressive Method for Mobile Communication Channels)

  • 이형권;류은숙;이종길
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 1999년도 하계종합학술대회 논문집
    • /
    • pp.29-32
    • /
    • 1999
  • In this study, the time delay model were simulated using the well-known AR model. Frequency response of the time delay model can be obtained by mapping AR model to JTC model in the time domain. That is, from the few measurement data in JTC model, the channel frequency response can be obtained by the estimation of AR model parameters. From this channel frequency response, the time delay model can be obtained using Fourier transformation. To prove the validity of the suggested method, three models of JTC were shown and analyzed.

  • PDF

CMOS 인버터의 지연 시간 모델 (A delay model for CMOS inverter)

  • 김동욱;최태용;정병권
    • 전자공학회논문지C
    • /
    • 제34C권6호
    • /
    • pp.11-21
    • /
    • 1997
  • The delay models for CMOS invertr presented so far predicted the delay time quite accurately whens input transition-time is very small. But the problem that the accuracy is inclined to decrease becomes apparent as input transition tiem increases. In this paper, a delay model for CMOS inverter is presented, which accuractely predicts the delay time even though input transition-time increases. To inverter must be included in modeling process because the main reason of inaccuracy as input transition tiem is the leakage current through the complementary MOS. For efficient modeling, this paper first models the MOSes with simple I-V charcteristic, with which both the pMOS and the nMOS are considered easily in calculating the inverter delay times. This resulting model needs few parameters and re-models each MOS effectively and simply evaluates output voltage to predict delay time, delay values obtained from this effectively and simply evaluates output voltage to predict delay time, delay values obtained from this model have been found to be within about 5% error rate of the SPICE results. The calculation time to predict the delay time with the model from this paper has the speed of more than 70times as fast as to the SPICE.

  • PDF

ED MOS 논리 LSI 의 지연시간 모델링과 디자인 논리 시뮬레이터 (Delay Time Modeling for ED MOS Logic LSI and Multiple Delay Logic Simulator)

  • 김경호;전영준;이창우;박송배
    • 대한전자공학회논문지
    • /
    • 제24권4호
    • /
    • pp.701-707
    • /
    • 1987
  • This paper is concerned with an accurate delay time modling of the ED MOS logic gates and its application to the multiple delay logic simulator. The proposed delay model of the ED MOS logic gate takes account of the effects of not only the loading conditions but also the slope of the input waveform. Defining delay as the time spent by the current imbalance of the active inverter to charge and discharge the output load, with respect to physical reference levels, rise and fall model delay times are obtained in an explicit formulation, using optimally weighted imbalance currents at the end points of the voltage transition. A logic simulator which uses multiple rise/fall delays based on the model as decribed in the above has been developed. The new delay model and timing verification method are evaluated with repect to delay accuracy and execution time.

  • PDF