• 조명전기설비학회논문지
• /
• 제15권6호
• /
• pp.65-72
• /
• 2001

본 논문에서는 UPS용 인버터의 강인한 디지털제어를 위하여 인버터 출력측 LC필터의 커패시터 전압과 전류의 2중 제어루프로 구성된 새로운 제어기법을 제안한다. 제안된 전압·전류의 2중 제어루프는 전압 제어루프의 커패시터 전압을 전류 제어루프의 커패시터 전류의 위상중심으로 두고, 2중 데드비트 제어를 수행함으로써 커패시터 전류의 위상지연이 보상된 완전한 진상전류 제어가 가능하게 된다. 전류 제어루프는 디지털 제어기의 시간 지연요소를 시스템의 고유한 파라미터로 가정한 2차 데드비트 제어기로 설계하여 디지털 제어기의 고유한 연산 지연시간에 의한 성능저하를 개선한다. 또한, 외란에 의한 데드비트 제어의 영향을 제거하기 위하여 부하전류 예측기법을 전류 제어루프에 부가하여 외란을 피드포워드 보상함으로써 외란에 강인한 전류제어를 수행한다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2011년도 추계학술대회
• /
• pp.229-230
• /
• 2011

This paper presents deadbeat controller for output current in the utility-interactive inverter. The time delay related with deadbeat controller is compensated by using prediction control. By computer simulation and experiment, the dynamic characteristics of deadbeat controller is verified.

• 융합신호처리학회 학술대회논문집
• /
• 한국신호처리시스템학회 2000년도 하계종합학술대회논문집
• /
• pp.97-100
• /
• 2000

Deadbeat property is well established in digital control system design in time domain. But in continuous time system, deadbeat is impossible because of it's ripples between sampling points. But several researchers suggested delay elements. From some specifications such as Internal model stability, physical realizations and finite time settling, unknown polynomials with delay elements in error transfer functions can be calculated. For the application to the real system, robustness property can be added. In this paper, error transfer function is specified with 1 delay element and unkown coefficients are calculated from the specs. Especially, by varying settling time and the user-specified poles, a deadbeat controller with lower order is obtained.

• Journal of Power Electronics
• /
• 제17권1호
• /
• pp.76-87
• /
• 2017

Finite-set predictive current control (FS-PCC) is advantageous for power converters due to its high dynamic performance and has received increasing interest in multilevel inverters. Among multilevel inverter topologies, the cascaded H-bridge (CHB) inverter is popular and mature in the industry. However, a main drawback of FS-PCC is its large computational burden, especially for the application of CHB inverters. In this paper, an FS-PCC method based on a deadbeat solution for three-phase zero-common-mode-voltage CHB inverters is proposed. In the proposed method, an inverse model of the load is utilized to calculate the reference voltage based on the reference current. In addition, a cost function is directly expressed in the terms of the voltage errors. An optimal control actuation is selected by minimizing the cost function. In the proposed method, only three instead of all of the control actuations are used for the calculations in one sampling period. This leads to a significant reduction in computations. The proposed method is tested on a three-phase 5-level CHB inverter. Simulation and experimental results show a very similar and comparable control performance from the proposed method compared with the traditional FS-PCC method which evaluates the cost function for all of the control actuations.

• Journal of international Conference on Electrical Machines and Systems
• /
• 제3권3호
• /
• pp.354-361
• /
• 2014

The Unified Power Flow Controller (UPFC) can flexibly manage power flow and maintain line voltage. The UPFC consists of two inverters in parallel side and series side. In parallel side, the reactive power can be compensated to improve the power factor. In series side, the voltage drop can be compensated to maintain proper line voltage. It is necessary for the operation in both sides to output the current and the voltage quickly and accurately. As the method for the UPFC control, the deadbeat control with state observer is applied. The deadbeat control is able to realize a quick response of the current and voltage control for only a sampling period compared with the general PI control. A principle and simulation results are presented in this paper.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제51권3호
• /
• pp.116-124
• /
• 2002

Design and analysis of disturbance observer-based deadbeat control fur single-phase inverter applications are comprehensively presented in this paper. Load current can be estimated by disturbance observer, which is basically structured with the first order equation in this case and is regarded as a relatively simple method in comparison with conventional full-order Luenberger observer. Also, an inherent one-step delay problem appeared in the deadbeat control method is overcome by a simple prediction technique proposed. Output voltage dip is reduced by the feedforward control with the change rate of the estimated load current involved in the deadbeat current control loop. The proposed algorithms are verified by the respective simulation and experiment results.

• 대한전기학회논문지:전력기술부문A
• /
• 제55권1호
• /
• pp.7-12
• /
• 2006

This paper proposes the new voltage event detection method using the weight factor of neural network and describes control system design for the DVR(Dynamic Voltage Restorer) consisted of a rectifier and series inverter applied to 22.9kV distribution system. As this method can express the fault level of each phase, we expect the proposed method can make up for disadvantage of synchronous detection method. Also, in this paper, the control system was designed using double deadbeat controller, As it has an inner current control loop and an outer voltage control loop, we can easily limit the current level during the transient intervals by using the current control loop. Simulation and experiment are performed to prove the analysis of the voltage event detection method and double deadbeat controller.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 V
• /
• pp.2593-2596
• /
• 2003

The deadbeat properties have been well known in designing digital control systems. But recently several researchers proposed a CDBC(Continuout-time DeadBeat Controller) in continuous time. They used delay or smoothing elements from the finite Laplace Transform. A delay element is made by the exponential terms. A smoothing element is used to smooth the digital control input. And eventually the process is argumentd with smoothing elements and then well-known digital deadbeat controller is designed Sometimes samplings are done in continuous time systems and some hold devices are used to relate to digital systems. So multirate sampling may enhance the efficiency of the CDBC. A DC servo motor is chosen for implementing CDBC algorithm. Especially Outputs according to the variable input and disturbance are simulated. by use of Matlab Simulink.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2001년도 Proceedings ICPE 01 2001 International Conference on Power Electronics
• /
• pp.151-154
• /
• 2001

In this paper, a two-level switching algorithm of the deadbeat to control PWM inverter is proposed. A modified algorithm of the deadbeat is suitable for the UPS system. Two levels in the pulse pattern are used. This scheme allows the use of higher switching frequency for a given computation time delay, which results in lower total harmonic distortion at the output. The proposed control scheme is implemented using TMS320F240 DSP chip for controlling on inverter.

• 전기의세계
• /
• 제25권5호
• /
• pp.59-62
• /
• 1976

Applications of the digital computers in the control systems are not new. But when one tries to integrate the control system with a digital computer to form a feedback loop, he has to solve a great deal of problems in both hardware and software aspects. Such problems are investigated in this paper. For the hardware aspect, one has to design interfaces for both ADC and DAC. Since these are absolutely necessary pieces of hardware, one can notavoid from using them. The interface which employ the programmed data transfer method was designed for this research. For the software aspect, one has to build models for the digital compensator and the controlled system. In order to do that it is necessary to utilize the real time clock and to write his own interrupt service routine. As a sample case, a deadbeat compensator was desinged and tested.