• Title/Summary/Keyword: DSP 기반 프로세서

Search Result 64, Processing Time 0.022 seconds

Implementation of running an EEMBC Benchmark on Polaris-1 Board (Polaris-1 보드 상에서 EEMBC 벤치마크 동작 구현)

  • Bak, Giseong;Lee, Hokyoon;Kim, Seon Wook
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2010.04a
    • /
    • pp.86-88
    • /
    • 2010
  • MPSoC 는 저렴한 하드웨어 비용으로 신속하게 데이터를 처리할 수 있어 고성능 멀티미디어 프로그램, 이동통신기기, 텔레매틱스, 모바일 엔터테인먼트 기기에 맞는 솔루션을 제공하고 있다. 본 논문은 이러한 MPSoC 연구의 일환으로 ADChips 의 EISC 프로세서와 Zaram 의 DSP 를 이용하여 개발된 Polaris-1 보드에서 EEMBC 벤치마크 프로그램을 EISC 프로세서인 Empress 에서 동작할 수 있도록 하는 구현에 대한 연구를 소개한다. 본 논문에서 제시한 하나의 프로세서에 작업을 할당하는 방법을 확장함으로써, MPSoC 의 멀티코어를 사용하기 위한 프로그램을 개발 할 수 있을 것이다. 또한, 앞으로 지속적으로 연구될 Polaris-1 보드의 연구기반을 마련하였다고 볼 수 있다.

Performance improvement of a quiet zone using multichannel real-time active noise control system (다채널 실시간 능동 소음제어 시스템을 이용한 정숙공간 성능개선)

  • Mu, Xiangbin;Ko, JinSeok;Rheem, JaeYeol
    • The Journal of the Acoustical Society of Korea
    • /
    • v.35 no.3
    • /
    • pp.216-222
    • /
    • 2016
  • Generation of a quiet zone in noisy environment is undoubtedly of considerable realistic significance. This paper describes development and implementation of a multichannel real-time active noise control (ANC) system for 3 dimensional noisy environment to enhance the quiet zone performance in terms of size and noise cancellation gain. The proposed ANC system employes a multichannel delay-compensated filtered-X least mean square (FXLMS) algorithm; its real-time implementation is designed in TMS320C6713 digital signal processor (DSP) board. The system is evaluated for cancelling various tonal frequency noises in the range from 100 to 500 Hz, and the performance is then illustrated by measuring the quiet zone in terms of sound pressure level (SPL) attenuation. Experiment results show that a quiet zone of quiet with satisfactory size and maximum 24 dB noise attenuation is successfully generated.

Hardware Design of Enhanced Real-Time Sound Direction Estimation System (향상된 실시간 음원방향 인지 시스템의 하드웨어 설계)

  • Kim, Tae-Wan;Kim, Dong-Hoon;Chung, Yun-Mo
    • The Journal of the Acoustical Society of Korea
    • /
    • v.30 no.3
    • /
    • pp.115-122
    • /
    • 2011
  • In this paper, we present a method to estimate an accurate real-time sound source direction based on time delay of arrival by using generalized cross correlation with four cross-type microphones. In general, existing systems have two disadvantages such as system embedding limitation due to the necessity of data acquisition for signal processing from microphone input, and real-time processing difficulty because of the increased number of channels for sound direction estimation using DSP processors. To cope with these disadvantages, the system considered in this paper proposes hardware design for enhanced real-time processing using microphone array signal processing. An accurate direction estimation and its design time reduction is achieved by means of an efficient hardware design using spatial segmentation methods and verification techniques. Finally we develop a system which can be used for embedded systems using a sound codec and an FPGA chip. According to experimental results, the system gives much faster real-time processing time compared with either PC-based systems or the case with DSP processors.

Implementation of Integrated Receiver for Terrestrial/Cable/Satellite HD Broadcasting Services (유럽형 지상파/케이블/위성 멀티모드 HD 방송 수신이 가능한 통합 수신기 구현)

  • Lee, Youn-Sung;Kwon, Ki Won;Kim, Dong Ku
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.40 no.11
    • /
    • pp.2113-2120
    • /
    • 2015
  • This paper presents an integrated receiver to support multimode broadcasting standards such as DVB-T2, DVB-C2, and DVB-S2 in a single platform. The integrated receiver consists of a tuner block, a receiver engine, a frame processor, and an A/V decoder. The receiver engine includes a channel decoding engine and a demodulation engine to perform OFDM and APSK demodulations. The frame processor performs deinterleaving and BB frame decoding functions. The demodulator engine and the frame processor are implemented in two FPGA devices and DSP-based embedded software, respectively. To verify the functionality of the integrated receiver, it is tested in the laboratory. Commercial PC-based modulators are used to generate the DVB-T2, DVB-C2, and DVB-S2 modulated signals. The integrated receiver was tested under various operation modes as specified in the standards such as DVB-T2, DVB-C2, and DVB-S2 and showed successful operation in all the scenarios tested.

A Study on Development of App-Based Electric Fire Prediction System (앱기반 전기화재 예측시스템 개발에 관한 연구)

  • Choi, Young-Kwan;Kim, Eung-Kwon
    • Journal of Internet Computing and Services
    • /
    • v.14 no.4
    • /
    • pp.85-90
    • /
    • 2013
  • Currently, the electric fire prediction system uses PIC(Peripheral Interface Controller) for controller microprocessor. PIC has a slower computing speed than DSP does, so its real-time computing ability is inadequate. So with the basic characteristics waveform during arc generation as the standard reference, the comparison to this reference is used to predict and alarm electric fire from arc. While such alarm can be detected and taken care of from a remote central server, that prediction error rate is high and remote control in mobile environment is not available. In this article, the arc detection of time domain and frequency domain and wavelet-based adaptation algorithm executing the adaptation algorithm in conversion domain were applied to develop an electric fire prediction system loaded with new real-time arc detection algorithm using DSP. Also, remote control was made available through iPhone environment-based app development which enabled remote monitoring for arc's electric signal and power quality, and its utility was verified.

Development of Interference Cancellation Algorithm for WCDMA Repeater under Fixed-Point Operation (고정 소수점 연산을 이용한 WCDMA 중계기에서의 귀환 신호제거 알고리즘의 개발)

  • Jung, Hee-Seok;Yun, Kee-Bang;Kim, Ki-Doo
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.46 no.1
    • /
    • pp.95-103
    • /
    • 2009
  • We improve the performance of WCDMA repeater by cancelling the feedback interference radio signal under the fixed point implementation. Floating-point DSP or FPGA to implement the ICS algorithm may have an disadvantage of high cost, To solve this problem, we suggest the ICS algorithm based on LMS under fixed point operation, and show the validity of our results by comparing with the floating-point results through numerical simulation.

Real-time Detection and Tracking of Moving Objects Based on DSP (DSP 기반의 실시간 이동물체 검출 및 추적)

  • Lee, Uk-Jae;Kim, Yang-Su;Lee, Sang-Rak;Choi, Han-Go
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.11 no.4
    • /
    • pp.263-269
    • /
    • 2010
  • This paper describes real-time detection and tracking of moving objects for unmanned visual surveillance. Using images obtained from the fixed camera it detects moving objects within the image and tracks them with displaying rectangle boxes enclosing the objects. Tracking method is implemented on an embedded system which consists of TI DSK645.5 kit and the FPGA board connected on the DSP kit. The DSP kit processes image processing algorithms for detection and tracking of moving objects. The FPGA board designed for image acquisition and display reads the image line-by-line and sends the image data to DSP processor, and also sends the processed data to VGA monitor by DMA data transfer. Experimental results show that the tracking of moving objects is working satisfactorily. The tracking speed is 30 frames/sec with 320x240 image resolution.

Design of RF Digital Spectrum Analyser for Mobile Communication (이동 통신용 RF 디지털 스펙트럼 분석기 설계)

  • Woo, Kwang-Joon
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.44 no.6
    • /
    • pp.29-34
    • /
    • 2007
  • It is important to analyse the frequency spectrum for the measurement of modulated signal, distortion, and noise. The frequency spectrum analysis is performed by the execution of Radix-2 DIT DFT i.e. FFT algorithm. The discrete input signal converted by A/D converter from the input signal in time domain is mathematically transformed to the frequency spectrum by FFT algorithm. In this study, we design the digital spectrum analyser by the hardware based on the TMS320F2812 DSP and AD9244 converter, and by the software based on the C28x S/W modules. We can timely analyse the frequency spectrum in mobile communication system by the digital frequency analyser based on the high performance DSP and S/W modules. This real-time analysing capability is the important performance in the internet-based mobile communication server system.

Development of DSP-based Modbus Communication Scheme and Control Module for Controlling Actuators in Industrial Equipment (산업용 장비에서의 액추에이터를 제어 하기 위한 DSP에서의 Modbus통신 구현과 제어 모듈 개발)

  • Kim, Won-Jun;Gwak, Dong-Gi;Kim, Dong Hwan
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.41 no.11
    • /
    • pp.1109-1117
    • /
    • 2017
  • In this work, a new control module and communication system associated with DSP are proposed to overcome the limitations of the contemporary prevailing PLC-based industrial equipment controller, and the performance of the proposed system was experimentally verified. In the light of this issue, a communication conversion scheme from RS-485 to Modbus, the dominant communication protocol used by PLC, was developed and shown to yield enhanced compatibility between devices. The proposed system allows for ~50% cost reduction as well as downsizing of the industrial controllers. Furthermore, the design includes 24 V general digital I/O pins, which facilitate partial expansion of inputs and outputs. With Modbus communication implemented in DSP with the RS-485 interface, multi-to-multi communication may also be achieved.

Video Surveillance System Design and Realization with Interframe Probability Distribution Analyzation (인터프레임 확률분포분석에 의한 비디오 감시 시스템 설계 구현)

  • Ryu, Kwang-Ryol;Kim, Ja-Hwan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.6
    • /
    • pp.1064-1069
    • /
    • 2008
  • A system design and realization for video surveillance with interframe probability distribution analyzation is presented in this paper. The system design is based on a high performance DSP professor, video surveillance is implemented by analyzing interframe probability distribution using trivariate normal distribution(weight, mean, variance) for scanning objects in a restricted area and the video analysis algorithm is decided for forming a different image from the probability distribution of several frame compressed by the standardized JPEG. The system processing time of D1$(720{\times}480)$ image per frame is 85ms and enables to process the system at 12 frames per second. An object surveillance about the restricted area by rules is extracted to 100% unless object is moved faster.