• Title/Summary/Keyword: DC-link Balancing

Search Result 55, Processing Time 0.022 seconds

A carrier based neutral point balancing strategy for 3-level active-front-end rectifiers (3-레벨 AFE 정류기의 캐리어 기반 중성점 제어 기법)

  • Kang, Kyoung Pil;Kim, Ho-Sung;Cho, Jintae;Cho, Younghoon
    • Proceedings of the KIPE Conference
    • /
    • 2017.07a
    • /
    • pp.212-213
    • /
    • 2017
  • In this paper is presented a pre-charging sequence for single-phase cascaded neutal-point-clamped(NPC) converters for capacitors voltage balancing. capacitor imbalance problem in pre-charge sequence is caused in cascaded NPC converter by its topology. the DC link voltage at each NPC converter module can be balanced by the proposed switching method. the design and performance of the proposed sequence are verified by simulation and experimental results using prototype.

  • PDF

A Study of the Three Port NPC based DAB Converter for the Bipolar DC Grid (양극성 직류 배전망에 적용 가능한 3포트 NPC 기반의 DAB 컨버터에 대한 연구)

  • Yun, Hyeok-Jin;Kim, Myoungho;Baek, Ju-Won;Kim, Ju-Yong;Kim, Hee-Je
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.22 no.4
    • /
    • pp.336-344
    • /
    • 2017
  • This paper presents the three-port DC-DC converter modeling and controller design procedure, which is part of the solid-state transformer (SST) to interface medium voltage AC grid to bipolar DC distribution network. Due to the high primary side DC link voltage, the proposed converter employs the three-level neutral point clamped (NPC) topology at the primary side and 2-two level half bridge circuits for each DC distribution network. For the proposed converter particular structure, this paper conducts modeling the three winding transformer and the power transfer between each port. A decoupling method is adopted to simplify the power transfer model. The voltage controller design procedure is presented. In addition, the output current sharing controller is employed for current balancing between the parallel-connected secondary output ports. The proposed circuit and controller performance are verified by experimental results using a 30 kW prototype SST system.

Single Phase 5-level Inverter with DC-link Switches (DC링크 스위치를 갖는 단상 5레벨 인버터)

  • Choi, Young-Tae;Sun, Ho-Dong;Park, Min-Young;Kim, Heung-Geun;Chun, Tea-Won;Nho, Eui-Cheol
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.16 no.3
    • /
    • pp.283-292
    • /
    • 2011
  • This paper proposed a new multi-level inverter topology based on a H-bridge with two switches and two diodes connected to the DC-link. The output voltage of the proposed topology is quite closer to a sinusoidal waveform compared with a typical single phase inverter. The proposed multi-level inverter is applicable to a power conditioning system for renewable energy sources, and it can be also used as a building block of a cascaded multi-level inverter for a high voltage application. In case of conventional H-bridge type or NPC type multi-level inverter, 8 controllable switches are used to obtain a 5 level output voltage, but the proposed multi-level inverter requires only 6 controllable switches. Thus the circuit configuration is quite simple, reliable and cost-effective implementation is possible. The efficiency can be improved owing to the reduction of the switching loss. A new PWM method based on POD modulation is suggested which requires only one carrier signal. The switching sequence to make the capacitor voltage balanced is also considered. The feasibility is studied through simulation and experiment.

Performance Analysis of a Novel Reduced Switch Cascaded Multilevel Inverter

  • Nagarajan, R.;Saravanan, M.
    • Journal of Power Electronics
    • /
    • v.14 no.1
    • /
    • pp.48-60
    • /
    • 2014
  • Multilevel inverters have been widely used for high-voltage and high-power applications. Their performance is greatly superior to that of conventional two-level inverters due to their reduced total harmonic distortion (THD), lower switch ratings, lower electromagnetic interference, and higher dc link voltages. However, they have some disadvantages such as an increased number of components, a complex pulse width modulation control method, and a voltage-balancing problem. In this paper, a novel nine-level reduced switch cascaded multilevel inverter based on a multilevel DC link (MLDCL) inverter topology with reduced switching components is proposed to improve the multilevel inverter performance by compensating the above mentioned disadvantages. This topology requires fewer components when compared to diode clamped, flying capacitor and cascaded inverters and it requires fewer carrier signals and gate drives. Therefore, the overall cost and circuit complexity are greatly reduced. This paper presents modulation methods by a novel reference and multicarrier based PWM schemes for reduced switch cascaded multilevel inverters (RSCMLI). It also compares the performance of the proposed scheme with that of conventional cascaded multilevel inverters (CCMLI). Simulation results from MATLAB/SIMULINK are presented to verify the performance of the nine-level RSCMLI. Finally, a prototype of the nine-level RSCMLI topology is built and tested to show the performance of the inverter through experimental results.

Voltage Dip Compensation Algorithm Using Multi-Level Inverter (멀티레벨 인버터의 순간정전 보상알고리즘에 관한 연구)

  • Yun, Hong-Min;Kim, Yong
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.27 no.12
    • /
    • pp.133-140
    • /
    • 2013
  • Cascaded H-Bridge multi-level inverters can be implemented through the series connection of single-phase modular power bridges. In recent years, multi-level inverters are becoming increasingly popular for high power applications due to its improved harmonic profile and increased power ratings. This paper presents a control method for balancing the dc-link voltage and ride-through enhancement, a modified pulse width-modulation Compensation algorithm of cascaded H-bridge multi-level inverters. During an under-voltage protection mechanism, causing the system to shut down within a few milliseconds after a power interruption in the main input sources. When a power interruption occurs finish, if the system is a large inertia restarting the load a long time is required. This paper suggests modifications in the control algorithm in order to improve the sag ride-through performance of ac inverter. The new proposed strategy recommends maintaining the DC-link voltage constant at the nominal value during a sag period, experimental results are presented.

Novel Five-Level Three-Phase Hybrid-Clamped Converter with Reduced Components

  • Chen, Bin;Yao, Wenxi;Lu, Zhengyu
    • Journal of Power Electronics
    • /
    • v.14 no.6
    • /
    • pp.1119-1129
    • /
    • 2014
  • This study proposes a novel five-level three-phase hybrid-clamped converter composed of only six switches and one flying capacitor (FC) per phase. The capacitor-voltage-drift phenomenon of the converter under the classical sinusoidal pulse width modulation (SPWM) strategy is comprehensively analyzed. The average current, which flows into the FC, is a function of power factor and modulation index and does not remain at zero. Thus, a specific modulation strategy based on space vector modulation (SVM) is developed to balance the voltage of DC-link and FCs by injecting a common-mode voltage. This strategy applies the five-segment method to synthesize the voltage vector, such that switching losses are reduced while optional vector sequences are increased. The best vector sequence is then selected on the basis of the minimized cost function to suppress the divergence of the capacitor voltage. This study further proposes a startup method that charges the DC-link and FCs without any additional circuits. Simulation and experimental results verify the validity of the proposed converter, modulation strategy, and precharge method.

Design of a Transceiver Transmitting Power, Clock, and Data over a Single Optical Fiber for Future Automotive Network System

  • Bae, Woorham;Ju, Haram;Jeong, Deog-Kyoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.17 no.1
    • /
    • pp.48-55
    • /
    • 2017
  • This paper proposes a new link structure that transmits power, clock, and data through a single optical fiber for a future automotive network. A pulse-position modulation (PPM) technique is adopted to guarantee a DC-balanced signal for robust power transmission regardless of transmitted data pattern. Further, circuit implementations and theoretical analyses for the proposed PPM transceiver are described in this paper. A prototype transceiver fabricated in 65-nm CMOS technology, is used to verify the PPM signaling part of the proposed system. The prototype achieves a $10^{-13}$ bit-error rate and 0.188-UI high frequency jitter tolerance while consuming 14 mW at 800 Mb/s.

Unbalancing Voltage Control of LVDC Bipolar Distribution System for High Power Quality (전력 품질 향상을 위한 LVDC 양극성 배전 시스템의 불평형 전압 제어)

  • Lee, Hee-Jun;Shin, Soo-Choel;Kang, Jin-Wook;Won, Chung-Yuen
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.21 no.6
    • /
    • pp.486-496
    • /
    • 2016
  • The voltage unbalance of an LVDC bipolar distribution system was controlled for high power quality. Voltage unbalance may occur in a bipolar distribution system depending on the operation of the converter and load usage. Voltage unbalance can damage sensitive load and lead to converter accidents. The conditions that may cause voltage unbalance in a bipolar distribution system are as follows. First, three-level AC/DC converters in bipolar distribution systems can lead to voltage unbalance. Second, bipolar distribution systems can be at risk for voltage unbalance because of load usage. In this paper, the output DC link of a three-level AC/DC converter was analyzed for voltage unbalance, and the bipolar voltage was controlled with algorithms. In the case of additional voltage unbalance according to load usage, the bipolar voltage was controlled using the proposed converter. The proposed converter is a dual half-bridge converter, which was improved from the secondary circuit of a dual half-bridge converter. A control algorithm for bipolar voltage control without additional converters was proposed. The balancing control of the bipolar distribution system with distributed power was verified through experiments.

Power Conditioning for a Small-Scale PV System with Charge-Balancing Integrated Micro-Inverter

  • Manoharan, Mohana Sundar;Ahmed, Ashraf;Seo, Jung-Won;Park, Joung-Hu
    • Journal of Power Electronics
    • /
    • v.15 no.5
    • /
    • pp.1318-1328
    • /
    • 2015
  • The photovoltaic (PV) power conditioning system for small-scale applications has gained significant interest in the past few decades. However, the standalone mode of operation has been rarely approached. This paper presents a two-stage multi-level micro-inverter topology that considers the different operation modes. A multi-output flyback converter provides both the DC-Link voltage balancing for the multi-level inverter side and maximum power point tracking control in grid connection mode in the PV stage. A modified H-bridge multi-level inverter topology is included for the AC output stage. The multi-level inverter lowers the total harmonic distortion and overall ratings of the power semiconductor switches. The proposed micro-inverter topology can help to decrease the size and cost of the PV system. Transient analysis and controller design of this micro-inverter have been proposed for stand-alone and grid-connected modes. Finally, the system performance was verified using a 120 W hardware prototype.

Development of a Biped Walking Robot Actuated by a Closed-Chain Mechanism

  • Choi, Hyeung-Sik;Oh, Jung-Min;Baek, Chang-Yul;Chung, Kyung-Sik
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2003.10a
    • /
    • pp.209-214
    • /
    • 2003
  • We developed a new type of human-sized BWR (biped walking robot), named KUBIR1 which is driven by the closed-chain type of actuator. A new type of the closed-chain actuator for the robot is developed, which is composed of the four-bar-link mechanism driven by the ball screw which has high strength and high gear ratio. Each leg of the robot is composed of 6 D.O.F joints. For front walking, three pitch joints and one roll joint at the ankle. In addition to this, one yaw joint for direction change, and another roll joint for balancing the body are attached. Also, the robot has two D.O.F joints of each hand and three D.O.F. for eye motion. There are three actuating motors for stereo cameras for eyes. In all, a 18 degree-of-freedom robot was developed. KUBIR1 was designed to walk autonomously by adapting small 90W DC motors as the robot actuators and batteries and controllers are on-boarded. The whole weight for Kubir1 is over 90Kg, and height is 167Cm. In the paper, the performance test of KUBIR1 will be shown.

  • PDF