• Proceedings of the KIEE Conference
• /
• 1998.07g
• /
• pp.2309-2311
• /
• 1998

The attitude control of a double inverted pendulum with a periodical disturbance at link top is dealt in this paper. The proposed system is consisted of the double inverted pendulum and a disturbance link. The lower link is hinged on the plate to free for rotation in the vertical plane. The upper link is connected to the lower link through a DC motor. The DC motor is used to control the posture of the pendulum by adjusting the position of the upper link. The periodical disturbance can be generated by the additional link attached at the end of link 2 through another DC motor, which is the modeling of a posture for a biped supporting with one leg. The motor for the joint simulates the knee joint(or hip joint) and the disturbance for the legs moving in air. The algorithm for controlling a proposed inverted pendulum is consisted of a state feedback control and a fuzzy logic controller. The fuzzy controller keeps the center of gravity of the biped within the specified range through the nonlinear feedback compensator. The state feedback control takes over the role to maintain a desired posture regardless the disturbance at the link top. In these case, the change of the angle and COG of an upper link is compensated with on-line. Simulations with a mathematical model are conducted to show the validity of the proposed controller.

• Journal of Electrical Engineering and Technology
• /
• v.12 no.1
• /
• pp.225-229
• /
• 2017

This paper describes the loss analysis based on load conditions of the air conditioning compressor motors using variable dc-link voltage. The losses of PMSM (Permanent Magnet Synchronous Motor) should be analyzed by the PWM (Pulse Width Modulation) output of inverter. The harmonic loss by the PWM cannot consider that using the current source analysis of the inverter. In addition, when the voltage of dc-link is variable with the condition of variable speed and load conditions in motor, the losses of motor are also changeable, however it is hard to analyze those losses by only electromagnetic finite element method (FEM). Therefore, this paper proposes the analysis method considering the carrier frequency of the inverter and the varying state of the dc-link voltage through the FEM-control coupled analysis. Using proposed analysis method, additional core loss and eddy current loss of permanent magnet caused by PWM could be analyzed. Finally, the validity of the proposed analysis method is verified through the comparison the result of coupled analysis with experiment.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.2 no.2
• /
• pp.8-18
• /
• 1997

In this paper, a New Low Loss Quasi-Parallel Resonant DC-Link(NLQPRDCL) Inverter which shows highly improved PWM capability, low loss characteristic and low voltage stress is presented. A method to minimize freewheeling interval, which is able to largely decrease DC-link operation losses and to steadily guarantee soft switching in the wide operation region is also proposed. In addition, lossless control of zero voltage duration of DC-link makes the proposed inverter maintain the advanced PWM capability even under a very low modulation index. Experiment and simulation were performed to verify validity of the proposed inverter topology.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.2 no.2
• /
• pp.29-34
• /
• 1997

In this paper, instantaneous controller of a single-phase PWM converter is realized using DSP. The stable PI gain of the input current and the DC link voltage control system is designed. The DC link voltage control system can be designed in continuous- time domain. But as for the input current control system, the descretizing effect cannot be ignored so it must be designed in descrete-time domain considering the calculation time. The capacitance estimating algorithm which can be acquired through the ripple voltage is proposed. By this algorithm the DC link capacitance can be estimated even under the transient state. Experimental results show the input power factor of 99.1% and the voltage variation rate of $\pm$5% according to the load variation.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.22 no.4
• /
• pp.277-284
• /
• 2017

For passive power factor correction, the valley fill circuit approach is attractive for low power applications because of low cost, high efficiency, and simple circuit design. However, to vouch for the product quality, two dc-link capacitors in the valley fill circuit should be selected to withstand the peak rectified ac input voltage. The common mode (CM) and differential mode (DM) choke should be used to suppress the electromagnetic interference (EMI) noise, thereby resulting in large size volume product. This paper presents the practical design and implementation of a valley fill flyback converter with reduced dc link capacitors and EMI magnetic volumes. By using the proposed over voltage protection circuit, dc-link capacitors in the valley fill circuit can be selected to withstand half the peak rectified ac input voltage, and the proposed CM/DM choke can be successfully adopted. The proposed circuit effectiveness is shown by simulation and experimentally verified by a 78W prototype.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.22 no.4
• /
• pp.369-372
• /
• 2017

This paper presents a control scheme for three-level NPC inverters using small DC-link capacitors. To reduce the inverter system volume, the film capacitor with small capacitance is a promising candidate for the DC-link. When small capacitors are applied in a three level inverter, however, the AC ripple component increases in the DC-link NPV (neutral point voltage). In addition, the three-phase input grid currents are distorted when the DC-link capacitors are fed by diode rectifier. In this paper, the additional circuit is applied to compensate for small capacitor systems defect, and the offset voltage injection method is presented for the stabilization in NPV. These two proposed processes evidently ensure the quality improvement of the input grid currents and output load currents. The feasibility of the proposed method is verified by experimental results.

• Journal of the Semiconductor & Display Technology
• /
• v.19 no.1
• /
• pp.42-48
• /
• 2020

As global warming accelerates, eco-friendly electric cars are being developed to reduce carbon dioxide emissions, and power conversion inverters are used to drive motors. Among inverter components, DC-link capacitor is heated by high current usage, which causes problems such as performance and life-saving of inverter. Although metal cases with good thermal performance have been used to solve this problem, it is difficult to apply them in practice due to insulation problems with other parts. In this paper, the Heat-Generation influence factor of DC-link capacitor is analyzed. Variables on heat-generation are set at 3 levels for film width, inductance, and film thickness. Box-Behnken to 13 tests using the design and minimal deviations, e.g. through the experiment three times by each level. The surface of the film k type by attaching the sensor current is measured temperature. Capacitance was set to a minimum level of 200 ㎌ and had a frequency of 16 kHz with Worst case, ambient temperature of 85℃ and a ripple current of 50 Ams was applied. The temperature at the measurement point was collected in the data logger after sampling at 1 minute intervals for 2 hours after saturation with the ambient temperature. This experiment confirmed that setup factors are correlated with heat-generation.

• Journal of Power Electronics
• /
• v.15 no.2
• /
• pp.411-418
• /
• 2015

In this paper, a new method for the online estimation of equivalent series resistances (ESR) of the DC-link capacitors in induction machine (IM) drive systems with a front-end diode rectifier is proposed, where the ESR estimation is conducted during the regenerative operating mode of the induction machine. In the first place, a regulated AC current component is injected into the q-axis current component of the induction machine, which induces the current and voltage ripple components in the DC-link. By processing these AC signals through digital filters, the ESR can be estimated by a recursive least squares (RLS) algorithm. To acquire the AC voltage across the ESR, the DC-link voltage needs to be measured at a double sampling frequency. In addition, the ESR current is simply reconstructed from the stator currents and switching states of the inverter. Experimental results have shown that the estimation error of the ESR is about 1.2%, which is quite acceptable for condition monitoring of the capacitor.

• Journal of Power Electronics
• /
• v.19 no.6
• /
• pp.1351-1365
• /
• 2019

This paper proposes two modified Z-source inverter topologies, namely an embedded L-Z-source inverter (EL-ZSI) and a coupled inductor L-Z source inverter (CL-ZSI). The proposed topologies offer a high voltage gain with a reduced passive component count and reduction in source current ripple when compared to conventional ZSI topologies. Additionally, they prevent overshoot in the dc-link voltage by suppressing heavy inrush currents. This feature reduces the transition time to reach the peak value of the dc-link voltage, and reduces the risk of component failure and overrating due to the inrush current. EL-ZSI and CL-ZSI possess all of the inherent advantages of the conventional L-ZSI topology while eliminating its drawbacks. To verify the effectiveness of the proposed topologies, MATLAB/Simulink models and scaled down laboratory prototypes were constructed. Experiments were performed at a low shoot through duty ratio of 0.1 and a modulation index as high as 0.9 to obtain a peak dc-link voltage of 53 V. This paper demonstrates the superiority of the proposed topologies over conventional ZSI topologies through a detailed comparative analysis. Moreover, experimental results verify that the proposed topologies would be advantageous for renewable energy source applications since they provide voltage gain enhancement, inrush current, dc-link voltage overshoot suppression and a reduction of the peak to peak source current ripple.

• Proceedings of the KIPE Conference
• /
• 2013.11a
• /
• pp.54-55
• /
• 2013

본 논문은 병렬 삼상 부스트 컨버터에서 2개의 DC-link 전류 센서를 이용한 새로운 방법을 제안 하였다. 단 2개의 전류 센서만 이용하였고, 순환 전류 문제를 해결하면서 전류를 재구성을 하였다. 이러한 병렬 삼상 부스트 컨버터는 저가 및 중, 대형 전력 시스템에 많이 사용될 것이다. 제안한 방법을 적용하고 그 타당성을 시뮬레이션으로 검증 하였다.