• Title/Summary/Keyword: DC Biasing

Search Result 36, Processing Time 0.028 seconds

DEPOSITION OF c-BN FILMS BY PULSED DC BIASING IN MAGNETICALLY ENHANCED ARE METHOD

  • Lee, S.H.;Byon, E.S.;Lee, K.H.;J., Tian;Yoon, J.H.;Sung, C.;Lee, S.R.
    • Journal of the Korean institute of surface engineering
    • /
    • v.32 no.3
    • /
    • pp.467-471
    • /
    • 1999
  • BN films were grown on silicon (l00) substrate by magnetically enhanced activated reactive evaporation (ME-ARE) with pulsed DC power instead of r.f. for substrate biasing. The deposited films were analyzed using Fourier transform infrared spectroscopy (FTIR) and transmission electron microscopy (TEM). FTIR results show that the intensity of absorption band of $sp^2$ bond of BN decreased and that of $sp^3$ bond of c-BN increased with increasing pulsed DC bias voltage applied to substrate. The initially grown layer at the interface was observed by TEM and considered to be of$ sp^2$-bonded BN. The cross-sectional and planar TEM micrographs show that the upper layer on the initial layer was the single phase c-BN. It is concluded that cubic boron nitride films could be synthesized by ME-ARE process with pulsed DC biasing.

  • PDF

Integrated Rail-to-Rail Low-Voltage Low-Power Enhanced DC-Gain Fully Differential Operational Transconductance Amplifier

  • Ferri, Giuseppe;Stornelli, Vincenzo;Celeste, Angelo
    • ETRI Journal
    • /
    • v.29 no.6
    • /
    • pp.785-793
    • /
    • 2007
  • In this paper, we present an integrated rail-to-rail fully differential operational transconductance amplifier (OTA) working at low-supply voltages (1.5 V) with reduced power consumption and showing high DC gain. An embedded adaptive biasing circuit makes it possible to obtain low stand-by power dissipation (lower than 0.17 mW in the rail-to-rail version), while the high DC gain (over 78 dB) is ensured by positive feedback. The circuit, fabricated in a standard CMOS integrated technology (AMS 0.35 ${\mu}m$), presents a 37 V/${\mu}s$ slew-rate for a capacitive load of 15 pF. Experimental results and high values of two quality factors, or figures of merit, show the validity of the proposed OTA, when compared with other OTA configurations.

  • PDF

A Fully-integrated High Performance Broadb and Amplifier MMIC for K/Ka Band Applications (K/Ka밴드 응용을 위한 완전집적화 고성능 광대역 증폭기 MMIC)

  • Yun Young
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.7
    • /
    • pp.1429-1435
    • /
    • 2004
  • In this work, high performance broadband amplifier MMIC including all the matching and biasing components, and electrostatic discharge (ESD) protection circuit was developed for K/Ka band applications. Therefore, external biasing or matching components were not required for the operation of the MMIC. STO (SrTiO3) capacitors were employed to integrate the DC biasing components on the MMIC, and miniaturized LC parallel ESD protection circuit was integrated on MMIC, which increased ESD breakdown voltage from 10 to 300 V. A pre-matching technique and RC parallel circuit were used for the broadband design of the amplifier MMIC. The amplifier MMIC exhibited good RF performances and good stability in a wide frequency range. The chip size of the MMICs was $1.7{\pm}0.8$ mm2.

Dry etching of Si by direct DC biasing (직접 인가된 DC 바이어스에 의한 Si의 건식 식각)

  • Ahn, H.J.;Moon, S.H.;Lee, J.S.;Shim, K.H.;Yang, J.W.;Shin, H.C.;Lee, K.H.;Lee, J.H.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.06a
    • /
    • pp.162-163
    • /
    • 2007
  • The dry etching of Si was investigated using direct dc biasing to the Si substrate. The TCP type etching system with a feed-through for applying a dc bias was used in the etching. The applied dc bias and ICP power was varied to examine the effect on the etching at the fixed chamber pressure and $SF_6$ flow rate of 10 mTorr and 10 sccm during. When the plasma was generated at ICP power of 100 W, the etch rate of Si was increased with the bias for the biased samples. However, the etching of Si for the non-biased sample was enhanced for the increased ICP power.

  • PDF

The 100Watt Unit Power Amplifier Using Temperature Independent Biasing for DTV Repeater Application (Temperature Independent Biasing을 사용한 DTV 중계기용 100Watt급 단위 전력증폭기의 구현)

  • Lee, Young-Sub;Jeon, Joong-Sung;Lee, Seok-Jeong;Ye, Byeong-Duck;Hong, Tchang-Hee
    • Journal of Navigation and Port Research
    • /
    • v.26 no.2
    • /
    • pp.215-220
    • /
    • 2002
  • In this paper, the 100 watt unit ower amplifier using temperature independent biasing for DTV (Digital Television) repeater application is designed and fabricated. The DC operation point of this unit power amplifier at temperature variation from $20^{\circ}C$ to $100^{\circ}C$ is fixed by active bias circuit. The variation of current consumption in the 100 watt unit power amplifier has an excellent characteristics of less than 0.6A. The implemented unit power amplifier has the gain over 12dB, the gain flatness of less than 0.5dB and input and output return, loss of than 15dB over the DTV repeater frequency range (470~806MHz). This unit power amplifier yields intermodulation distortion(IMD) of more than 32dBc at 2MHz offset, which satisfies the IMD at output power of 100 watt (50dBm).

A 6-16 GHz GaN Distributed Power Amplifier MMIC Using Self-bias

  • Park, Hongjong;Lee, Wonho;Jung, Joonho;Choi, Kwangseok;Kim, Jaeduk;Lee, Wangyong;Lee, Changhoon;Kwon, Youngwoo
    • Journal of electromagnetic engineering and science
    • /
    • v.17 no.2
    • /
    • pp.105-107
    • /
    • 2017
  • The self-biasing circuit through a feedback resistor is applied to a gallium nitride (GaN) distributed power amplifier (PA) monolithic microwave circuit (MMIC). The self-biasing circuit is a useful scheme for biasing depletion-mode compound semiconductor devices with a negative gate bias voltage, and is widely used for common source amplifiers. However, the self-biasing circuit is rarely used for PAs, because the large DC power dissipation of the feedback resistor results in the degradation of output power and power efficiency. In this study, the feasibility of applying a self-biasing circuit through a feedback resistor to a GaN PA MMIC is examined by using the high operation voltage of GaN high-electron mobility transistors. The measured results of the proposed GaN PA are the average output power of 41.1 dBm and the average power added efficiency of 12.2% over the 6-16 GHz band.

A New Folded Corrugated SIW with DC Biasing Capability (직류 전원 공급이 가능한 Folded Corrugated SIW)

  • Cho, Daekeun;Lee, Hai-Young
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.24 no.5
    • /
    • pp.508-514
    • /
    • 2013
  • Substrate integrated waveguide(SIW) constructed by two metal planes and conductive vias in a dielectric substrate, have all the conductors connected each other and hence, cannot be biased by DC sources. We propose a new folded corrugated substrate integrated waveguide(FCSIW) that can be DC-biased. Since the proposed FCSIW replaces the SIW conducting vias by folded open subs, it can supply the DC sources. The FCSIW has better transmission characteristics and 30 % less width than the common corrugated substrate integrated waveguide(CSIW) having a serious leakage generation problem. The FCSIW shows better insertion loss(1.49 dB) compared with that(3.08 dB) of the CSIW measured for 154 mm length devices and averaged at 9~15 GHz frequency band. No leakage has been observed from crosstalk measurements of the FCSIW.

Optic Link Performances on EOM′s Biasing in Fiber-radio System (주파수 천이를 이용한 광무선 시스템에서 EOM의 바이어스 방식에 따른 광링크 성능 분석)

  • O, Se-Hyeok;Yang, Hun-Gi;Choe, Yeong-Wan
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.38 no.2
    • /
    • pp.128-136
    • /
    • 2001
  • This paper evaluates the performance of an optic link in a frequency conversion based fiber-radio system. The proposed link structure simplifies a BS(base station) via making the MMW(millimeter wave) optical pilot tone generated in the CS(control station) be used in the uplink as well as in the downlink. To acquire the optical pilot tone, an EOM(electro-optic modulator) in the CS is biased in three different ways, i.e., MAB(maximum bias), MIB(minimum bias), QB(quadrature bias). We, depending on the biasing of the EOM, evaluate the link performances in two cases; one is for constant laser source power and the other for constant received DC optical power at a PD(photo detector). Based on the simulation results on the downlink CNR and the uplink SFDR(spurious free dynamic range), we finally deduce the effective EOM biasing for each case.

  • PDF

Displacement Current in a Parallel Plate Capacitor Biased by DC Voltages (직류전압을 건 평행판 축전기에서 변위전류 고찰)

  • Kim, Jae-Dong;Jang, Taehun;Ha, Hye Jin;Sohn, Sang Ho
    • Journal of Science Education
    • /
    • v.45 no.2
    • /
    • pp.219-230
    • /
    • 2021
  • In this study, we derived several formulas for magnetic fields and induced voltages in a parallel plate capacitor biased by DC voltages. The computer simulation based on the derived formulas reveals that the magnetic fields due to the displacement current fall within the range of 10-10T to 10-9T and thence the experiment for the displacement current is not possible because the magnetic field sensor used in Data Logger could measure the magnetic fields of above 10-5T range. Contrary to this, the computer simulation confirms that the induced voltages in a toroidal coil due to the displacement current range measurable values of 0.002~0.021V. The results imply that the displacement current can be confirmed by measuring the induced voltages in a toroidal coil inserted into a parallel plate capacitor under DC biasing.

The Gain Enhancement of 1.8V CMOS Self-bias High-speed Differential Amplifier by the Parallel Connection Method (병렬연결법에 의한 1.8V CMOS Self-bias 고속 차동증폭기의 이득 개선)

  • Bang, Jun-Ho
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.57 no.10
    • /
    • pp.1888-1892
    • /
    • 2008
  • In this paper, a new parallel CMOS self-bias differential amplifier is designed to use in high-speed analog signal processing circuits. The designed parallel CMOS self-bias differential amplifier is developed by using internal biasing circuits and the complement gain stages which are parallel connected. And also, the parallel architecture of the designed parallel CMOS self-bias differential amplifier can improve the gain and gain-bandwidth product of the typical CMOS self-bias differential amplifier. With 1.8V $0.8{\mu}m$ CMOS process parameter, the results of HSPICE show that the designed parallel CMOS self-bias differential amplifier has a dc gain and a gain-bandwidth product of 64 dB and 49 MHz respectively.