• Journal of Welding and Joining
• /
• v.25 no.5
• /
• pp.58-63
• /
• 2007

The relationship between GMA welding conditions and the bead shape of overlay weld was studied by using ${\Phi}1.6mm$ hypo-eutectic metal-cored wire designed for hardfacing against the severe metal-to-metal wear. As the welding voltage increased, the dilution also increased but the sudden drop of dilution was observed at $30{\sim}33V$. It was considered to be due to the decrease of penetration resulting from the change of transfer mode, from short circuit to spray. It was also found that the behavior of penetration with welding current was dependant on the transfer mode. The short circuit mode exerted the penetration to decrease while the spray mode did it to increase with increase of welding current. The former was considered to be responsible for the remarkable decrease in dilution at low welding voltage region. The change of transfer mode also had an effect on the behavior of bead width with welding current but it did not on the bead spreadability defined as W/H ratio. It was considered that the optimal welding conditions for multi-pass overlay welding could be obtained from the bead spreadability suitable for bead lapping and the dilution as low as possible in the spray transfer mode.

• Current Optics and Photonics
• /
• v.4 no.5
• /
• pp.434-440
• /
• 2020

Based on single-mode rate equations, we present an improved equivalent-circuit model for distributed-feedback (DFB) lasers that accounts for the effects of parasitic parameters and nonradiative recombination. This equivalent-circuit model is composed of a parasitic circuit, an electrical circuit, an optical circuit, and a phase circuit, modeling the circuit equations transformed from the rate equations. The validity of the proposed circuit model is verified by comparing simulation results to measured results. The results show that the slope efficiency and threshold current of the model are 0.22 W/A and 13 mA respectively. It is also shown that increasing bias current results in the increase of the relaxation-oscillation frequency. Moreover, we show that the larger the bias current, the lower the frequency chirp, increasing the possibility of extending the transmission distance of an optical-fiber communication system. The results indicate that the proposed circuit model can accurately predict a DFB laser's static and dynamic characteristics.

• Nuclear Engineering and Technology
• /
• v.56 no.4
• /
• pp.1532-1537
• /
• 2024

Time-of-flight (TOF) PET detectors with fast-rise-time scintillators and fast-single photon time resolution silicon photomultiplier (SiPM) have been developed to improve the coincidence timing resolution (CTR) to sub-100 ps. The CTR can be further improved with an optimal bandwidth and minimized electronic noise in the readout circuit and this helps reduce the distortion of the fast signals generated from the TOF-PET detector. The purpose of this study was to develop an ultra-high frequency and fully-differential (UF-FD) readout circuit that minimizes distortion in the fast signals produced using TOF-PET detectors, and suppresses the impact of the electronic noise generated from the detector and front-end readout circuits. The proposed UF-FD readout circuit is composed of two differential amplifiers (time) and a current feedback operational amplifier (energy). The ultra-high frequency differential (7 GHz) amplifiers can reduce the common ground noise in the fully-differential mode and minimize the distortion in the fast signal. The CTR and energy resolution were measured to evaluate the performance of the UF-FD readout circuit. These results were compared with those obtained from a high-frequency and single ended readout circuit. The experiment results indicated that the UF-FD readout circuit proposed in this study could substantially improve the best achievable CTR of TOF-PET detectors.

• Proceedings of the KIEE Conference
• /
• 1994.07b
• /
• pp.1451-1453
• /
• 1994

A monolithic current limiting power MOSFET, which may be easily fabricated by the conventional DMOS process, is proposed. The proposed current limiting MOSFET consists of main power cells, sensing cells, and NPN lateral bipolar transistor so that users can adjust the current limiting levels with only one external resistor. The behaviors of the proposed device are numerically simulated and analyzed by 2-D device simulator MEDICI and mixed-mode simulator CA-AAM(Circuit Analysis Advanced Application Module).

• Journal of Power Electronics
• /
• v.14 no.4
• /
• pp.661-670
• /
• 2014

A new DC/DC converter with zero voltage switching is proposed for applications with high input voltage and high load current. The proposed converter has two circuit modules that share load current and power rating. Interleaved pulse-width modulation (PWM) is adopted to generate switch control signals. Thus, ripple currents are reduced at the input and output sides. For high-voltage applications, each circuit module includes two half-bridge legs that are connected in series to reduce switch voltage rating to $V_{in}/2$. These legs are controlled with the use of asymmetric PWM. To reduce the current rating of rectifier diodes and share load current for high-load-current applications, two center-tapped rectifiers are adopted in each circuit module. The primary windings of two transformers are connected in series at the high voltage side to balance output inductor currents. Two series capacitors are adopted at the AC terminals of the two half-bridge legs to balance the two input capacitor voltages. The resonant behavior of the inductance and capacitance at the transition interval enable MOSFETs to be switched on under zero voltage switching. The circuit configuration, system characteristics, and design are discussed in detail. Experiments based on a laboratory prototype are conducted to verify the effectiveness of the proposed converter.

• Proceedings of the IEEK Conference
• /
• 2002.07a
• /
• pp.78-81
• /
• 2002

We propose a current-mode analog programmable finite-impulse-response (FIR) filter with variable tap circuits. From the circuit simulation, the operation of the 7- tap FIR filter is confirmed. We design and fabricate the 0.0625-step tap circuit using 0.8$\mu\textrm{m}$ CMOS technology. The proposed FIR filter has a variable length of taps and variable coefficients, so it has a potential for being used to software defined radio (SDR) terminals.

• Proceedings of the KIEE Conference
• /
• 2001.07b
• /
• pp.968-970
• /
• 2001

Recently, the power supply equipments have tendency to take multiple feedback loop paths. In this paper the state space averaging technique is applied for the analysis of flyback type current mode control circuit. We made real converter for the gurantee of stable output characteristic and proper design of feedback circuit. The validity of proposed method is verified from test results. The improvement of stability is confirmed by sinusoidal signal injection method with isolated transformer. It is known that phase margin is sufficient and gain crossover frequency $f_c$ is nearly 1/5 of switching frequency $f_s$, from the experimental result with frequency response analyzer.

• Proceedings of the KIPE Conference
• /
• 2002.07a
• /
• pp.91-94
• /
• 2002

This paper presents a novel active common-mode EMI filter for the PWM inverter application. The proposed filter is based on the current sensing and compensation circuit and it utilizes a fast transistor amplifier for the current compensation. The amplifier utilizes an isolated low-voltage dc power supply for its biasing and it is possible to construct the active filter independent of the source voltage of the equipment. Thus the proposed active filter can be used in any application regardless of its working voltage. The effectiveness of the proposed circuit is verified by experimental results.

• Proceedings of the IEEK Conference
• /
• 2000.07a
• /
• pp.167-170
• /
• 2000

This paper describes a novel multi-operand radix-2 signed-digit(SD) adder. The novel multi-operand addition algorithm can eliminate carry propagation chain by dividing the input operands into even place part and odd place part, and adding them each. The multi-operand adder with this algorithm can add six operands in parallel, and is faster than the ordinary method of SD adder binary tree. A hardware model for proposed adder is shown which is implemented by the current-mode MOSFET circuit technology. Simulations have been made by SPICE in order to verify the function of the proposed circuit.

• Proceedings of the KIEE Conference
• /
• 2001.10a
• /
• pp.239-241
• /
• 2001

Recently the power supply equipments have tendency to take multiple feedback loop paths. In this paper, the state space averaging technique is applied for the analysis of flyback type current mode control circuit. We made real converter for the gurantee of stable output characteristic and proper design of feedback circuit. The validity of proposed method is verified from test results. The improvement of stability is confirmed by sinusoidal signal injection method with isolated transformer. It is known that phase margin is sufficient and gain crossover frequency $f_c$, is nearly 1/5 of switching frequency $f_s$, from the experimental result with frequency response analyzer.