• Title/Summary/Keyword: Computer Synthesis

Search Result 664, Processing Time 0.028 seconds

MPEG-H 3D Audio Decoder Structure and Complexity Analysis (MPEG-H 3D 오디오 표준 복호화기 구조 및 연산량 분석)

  • Moon, Hyeongi;Park, Young-cheol;Lee, Yong Ju;Whang, Young-soo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.42 no.2
    • /
    • pp.432-443
    • /
    • 2017
  • The primary goal of the MPEG-H 3D Audio standard is to provide immersive audio environments for high-resolution broadcasting services such as UHDTV. This standard incorporates a wide range of technologies such as encoding/decoding technology for multi-channel/object/scene-based signal, rendering technology for providing 3D audio in various playback environments, and post-processing technology. The reference software decoder of this standard is a structure combining several modules and can operate in various modes. Each module is composed of independent executable files and executed sequentially, real time decoding is impossible. In this paper, we make DLL library of the core decoder, format converter, object renderer, and binaural renderer of the standard and integrate them to enable frame-based decoding. In addition, by measuring the computation complexity of each mode of the MPEG-H 3D-Audio decoder, this paper also provides a reference for selecting the appropriate decoding mode for various hardware platforms. As a result of the computational complexity measurement, the low complexity profiles included in Korean broadcasting standard has a computation complexity of 2.8 times to 12.4 times that of the QMF synthesis operation in case of rendering as a channel signals, and it has a computation complexity of 4.1 times to 15.3 times of the QMF synthesis operation in case of rendering as a binaural signals.

Comparative analysis of the digital circuit designing ability of ChatGPT (ChatGPT을 활용한 디지털회로 설계 능력에 대한 비교 분석)

  • Kihun Nam
    • The Journal of the Convergence on Culture Technology
    • /
    • v.9 no.6
    • /
    • pp.967-971
    • /
    • 2023
  • Recently, a variety of AI-based platform services are available, and one of them is ChatGPT that processes a large quantity of data in the natural language and generates an answer after self-learning. ChatGPT can perform various tasks including software programming in the IT sector. Particularly, it may help generate a simple program and correct errors using C Language, which is a major programming language. Accordingly, it is expected that ChatGPT is capable of effectively using Verilog HDL, which is a hardware language created in C Language. Verilog HDL synthesis, however, is to generate imperative sentences in a logical circuit form and thus it needs to be verified whether the products are executed properly. In this paper, we aim to select small-scale logical circuits for ease of experimentation and to verify the results of circuits generated by ChatGPT and human-designed circuits. As to experimental environments, Xilinx ISE 14.7 was used for module modeling, and the xc3s1000 FPGA chip was used for module embodiment. Comparative analysis was performed on the use area and processing time of FPGA to compare the performance of ChatGPT products and Verilog HDL products.

Cloning and Regulation of Schizosaccharomyces pombe Gene Encoding Ribosomal Protein S20

  • Lee, Yoon-Jong;Kim, Kyunghoon;Park, Eun-Hee;Ahn, Ki-Sup;Kim, Daemyung;Lim, Chang-Jin
    • Journal of Microbiology
    • /
    • v.39 no.1
    • /
    • pp.31-36
    • /
    • 2001
  • A cDNA clone encoding the ribosomal protein S20 has been isolated from the Schizosaccharomyces pombe cDNA library by colony hybridization. The insert contained in the original plasmid pYJ10 was transferred intro shuttle vector pRS316 generate plasmid pYJll. The dDNA insert of plasmid pYJll, contains 484 nucleotides and encodes a protein of 118 amino acids with a calculated mass of 13,544 daltons. The deduced amino acid sequence of S. pombe ribosomal protein S20 is very homologous with fruit fly, rat, and budding yeast counterparts. It is also homologous with Xenopus S22 ribosomal protein. S. pombe ribosomal protein S20 appears to be relatively hydruphobic except the C-terminal region. The 728 bp upstream region of the S20 gene was amplified from chromosomal DNA and transferred into the BamHI/EcoRI site of the promoterles $\beta$-galactosidase gene of the vector YEp357R, which resulted in fusion plasmid pYS20. The synthesis of $\beta$-galactosidase from the fusion plasmid appeared to be the highest in the mid-exponential phase. The S. pombe cells with the fusion plasmid grown at 35$\^{C}$ gave lower $\beta$-galactosidase activity than the cells grown at 30$\^{C}$. Computer analysis showed the consensus sequence CAGTCACA in the upstream regions of various ribosomal protein genes in S. pombe, which would be involved in the coordinated expression of small ribosomal proteins.

  • PDF

A Multithreaded Architecture for the Efficient Execution of Vector Computations (벡타 연산을 효율적으로 수행하기 위한 다중 스레드 구조)

  • Yun, Seong-Dae;Jeong, Gi-Dong
    • The Transactions of the Korea Information Processing Society
    • /
    • v.2 no.6
    • /
    • pp.974-984
    • /
    • 1995
  • This paper presents a design of a high performance MULVEC (MULtithreaded architecture for the VEctor Computations), as a building block of massively parallel Processing systems. The MULVEC comes from the synthesis of the dataflow model and the extant super sclar RISC microprocesso r. The MULVEC reduces, using status fields, the number of synchronizations in the case of repeated vector computations within the same thread segment, and also reduces the amount of the context switching, network traffic, etc. After be nchmark programs are simulated on the SPARC station 20(super scalar RISC microprocessor)the performance (execution time of programs and the utilization of processors) of MULVEC and the performance(execution time of a program) of *Taccording the different numbers of node are analyzed. We observed that the execution time of the program in MULVEC is faster than that in * T about 1-2 times according the number of nodes and the number of the repetitions of the loop.

  • PDF

Modification of Discharge Mechanism of Binder Harvesters (바인더수확기(收穫期)의 방출구조(放出構造) 개선(改善)에 관한 연구(硏究))

  • Park, Keum Joo;Chung, Chang Joo;Ryu, Kwan Hee
    • Journal of Biosystems Engineering
    • /
    • v.8 no.2
    • /
    • pp.26-38
    • /
    • 1983
  • Binder harvesters introduced to Korea were originally designed to be used for Japonica varieties which are highly resistant to shattering. In order to improve the performance of the binder to Indica varieties which are easily shattered and have shorter stem, mechanical modifications of the binder are inevitable. Shattering losses of the binder can be classified into two major parts; one incurred before and one after binding operations. The latter has been evaluated as great as the former. Previous studies indicated that the high discharge losses resulted from a great impact force of the discharge arm on the rice bundle during the discharge process. This study was intended to theoretically analyze the discharge mechanism of four-bar linkage. For this purpose, two commercially available binder harvesters having a four-bar linkage as a discharge mechanism were analyzed. Using the results from the motion analysis and the other structural constraints of the machines, they were modified and experimentally compared with the machines without modification to see whether any decrease in grain losses was obtained. The results obtained in this study are summarized as follows: 1. The path, velocity and acceleration of discharge arm were computer analyzed by vector analysis. Using results of the analysis and intrinsic constraints of the binder, discharge mechanism was modified to reduce the impact force on bundle by discharge arm in the range where the discharge performance was not deteriorated. This modification of the discharge mechanism could be done with an aid of four-bar linkage synthesis technique. As a result, average velocity and acceleration of the discharge arm during the discharge process were reduced respectively by 19 percent and 33 percent for binder A, and 17 percent and 35 percent for binder B. 2. Through the modification of the discharge mechanism, discharge losses of binder A were reduced by 42-56 percent for Milyang 23, Poongsan and Hangang chal, and discharge losses of binder B were reduced by 13-20 percent for Milyang 23 and Poongsan. 3. Discharge losses were decreased as the bundle size became larger and the size effect on the decrease rate appeared more significant in the binders with modifications than in those without modifications.

  • PDF

Implementation of Multichannel Digital Hearing Aid Algorithm Development Platform using Simulink (Simulink 기반 다채널 디지털 보청기 알고리즘 개발 플랫폼 구현)

  • Byun, Jun;Min, Ji-hwan;Cha, Tae-hwan;Ji, You-na;Park, Young-cheol
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.9 no.2
    • /
    • pp.205-212
    • /
    • 2016
  • In this paper, we implement the development platform of multichannel digital hearing aid algorithm using Simulink provided by Matlab. The digital hearing aids are considered medical devices designed to compensate for hearing loss, they need to be correctly selected, to help a person who has difficulty in hearing. The development platform that implemented in this paper, includes WOLA filterbank for analysis/synthesis of input signal, Wide dynamic range compression for hearing loss compensation and adaptive filter for feedback cancellation. Using the development platform, algorithm parameters for each block can be set depending on the hearing aid user. Thus it is possible to test the algorithm before the machine language. As a result, the time for algorithm development can be saved and performance and computational complexity can be optimized.

Digital Hologram Contents Manipulation and Synthesis (디지털 홀로그램 콘텐츠의 저작 및 합성)

  • Hong, Ki-Sung;Seo, Young-Ho;Kim, Dong-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.1
    • /
    • pp.1-12
    • /
    • 2012
  • This paper is to propose a method to obtain a new digital hologram content, a high value-added digital content, by manipulating one or more existing digital hologram contents or depth informations. For the depth informations, we use both the ones converted from disparities by stereo matching and the ones taken by time-of-flight (TOF) depth cameras. For them, we analyze the properties and their differences for the two kinds of depth informations and propose a conversion method to homogenize them. By using them, we propose a method to convert and synthesize the depth informations to calculate a new CGH. Also, we propose a method to get a new digital hologram content by synthesizing the digital holograms themselves according to their linearity. The proposed methods are experimented with various depth informations and digital holograms to show that they are very effective as the manipulating methods for digital hologram contents.

Design of a high-speed DFE Equaliser of blind algorithm using Error Feedback (Error Feedback을 이용한 blind 알고리즘의 고속 DFE Equalizer의 설계)

  • Hong Ju H.;Park Weon H.;Sunwoo Myung H.;Oh Seong K.
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.42 no.8 s.338
    • /
    • pp.17-24
    • /
    • 2005
  • This paper proposes a Decision Feedback Equalizer (DFT) with an error feedback filter for blind channel equalization. The proposed equalizer uses Least Mean Square(LMS) Algorithm and Multi-Modulus Algorithm (MMA), and has been designed for 64/256 QAM constellations. The existing MMA equalizer uses either two transversal filters or feedforward and feedback filers, while the proposed equalizer uses feedforward, feedback and error feedback filters to improve the channel adaptive performance and to reduce the number of taps. The proposed equalizer has been simulated using the $SPW^{TM}$ tool and it shows performance improvement. It has been modeled by VHDL and logic synthesis has been performed using the $0.25\;\mu m$ Faraday CMOS standard cell library. The total number of gates is about 190,000 gates. The proposed equalizer operates at 15 MHz. In addition, FPGA vertification has been performed using FPGA emulation board.

A New Resource Allocation Algorithm of Functional Units to Minimize Power Dissipation (전력소비 최소화를 위한 새로운 펑션유닛의 자원 할당 알고리듬)

  • Lin, Chi-Ho
    • Journal of IKEEE
    • /
    • v.8 no.2 s.15
    • /
    • pp.181-185
    • /
    • 2004
  • This paper reduces power dissipation with the minimum switching activity of functional units that have many operators. Therefore, it has more effects of power dissipation that operator dissipation to reduce power dissipation of whole circuit preferentially. This paper proposes an algorithm that minimize power dissipation in functional units operations that affect much as power dissipation in VLSI circuit. The algorithm has scheduled operands using power library that has information of all operands. The power library upgrades information of input data in each control step about all inputs of functional units and the information is used at scheduling process. Therefore, the power dissipation is minimized by functional units inputs in optimized data. This paper has applied algorithm that proposed for minimizing power dissipation to functional unit in high level synthesis. The result of experiment has effect of maximum 9.4 % for minimizing power dissipation.

  • PDF

Smart Mirror to support Hair Styling (헤어 스타일링 지원 스마트 미러)

  • Noh, Hye-Min;Joo, Hye-Won;Moon, Young-Suk;Kong, Ki-Sok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.20 no.1
    • /
    • pp.127-133
    • /
    • 2020
  • This paper deals with the development of a smart mirror to support changing hair styles. A key function of the service is the ability to synthesize the image into the user's face when the user chooses a desired hair image and virtually styling the hair. To check the effectiveness of the hair image synthesis function, the success rate measurement experiment of Haar-cascade algorithm's facial recognition was conducted. Experiments have confirmed that the facial recognition succeeds with a 95 percent probability, with both eyes and eyebrows visible to the subjects. It is the highest success rate. It confirmed that if either of the eyebrows of the subjects are not visible or one eyeball is covered, the success rate of facial recognition is 50% and 0% respectively.