• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.2 no.3
• /
• pp.335-341
• /
• 1998

In this paper, we present a real time implementation of CS-ACELP(Conjugate Structure Algebraic Code Excited Linear Prediction) speech coder. ITU-T has standardized the CS-ACELP algorithm as G.729. Areal-time implementation of CS-ACELP speech coder algorithm is achieved using 16 bit fixed-point DSP chip. To implement in fixed-point DSP Chip, integer simulation of CS-ACELP algorithm is used. Furthermore. input/output function and communication function included in CS-ACELP speech coder is described. We develope CS-ACELP speech coder in DSP evaluation board and evaluate in IMT-2000 Test-bed.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.18 no.6
• /
• pp.163-168
• /
• 2018

We developed W-band transceiver module using open MMIC chip such as receiver single chip and transmitting power amplifier. In order to calculate the noise figure and output power value, we analyzed the W-band transition loss from the antenna to MMIC connection and constructed the 12 channel receiver and the 5 channel transmitter. And compared with the results of the measurement. As a result, the output power of the transmitter was similar to the analytical results and the measured results at room temperature and environmental conditions. The noise figure of the receiver was also similar, but some channels showed error of about 3 dB due to manufacturing error.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.9 no.1
• /
• pp.115-126
• /
• 1999

As the processing speed of communication and computer system has been improved, high speed data processing is required to correct error of data. In this paper, decoding algorithm which is applicable to the wireless communication system is proposed and encoder and decoder are designed by using the proposed decoding algorithm. We design the encoder and decoder by using the VHDL(VHSIC Hardware Description Language) and simulate the designed encoder and decoder by using V-system. Designed algorithm is synthesized by using synopsys tools and is made to one chip by means of XILINX XC4010EPC84-4. When 20MHz was used as the input clock, data arrival time was 29.20ns and data require time was 48.70ns.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2021.05a
• /
• pp.518-520
• /
• 2021

Sample cosmetics used in cosmetics department in a situation where an infectious disease problem arises due to the emergence of COVID-19 can be a cause of infection. To prevent this, each cosmetic store can use a Beauty Mirror. The Beauty Mirror is composed of an operation device and a mirror device. In order to recognize the user's face in the mirror device, the feature points of the face are searched and the feature points are divided and used for each part. For communication between the operation device and the mirror device, data is transmitted and received through Serial communication using the FTDI232 chip. Beauty Mirror is not limited to cosmetics department, but can be applied to online shopping malls to enable testing in an online environment.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.29 no.2
• /
• pp.93-98
• /
• 2018

This paper introduces the development of HF(NFC) and UHF band(13.56 MHz, 920 MHz) tag antennas, imbedded in a box. In dual band antennas, the HF band tag can be used to inspect the box using NFC, and the UHF band tag can be used for logistics. The dielectric constant of the box material is measured and used for simulation. The Ntag213 chip manufactured by NXP is used in HF loop antennas, since NFC is possible with Ntag213. For the UHF band, the Higgs-3 chip manufactured by Alien is used. The HF tag antenna is located at the center of the UHF tag antenna, and the location of the HF tag antenna is calculated while considering coupling effects. The designed tag can be used by both the bands for the purposes of logistics and authentication.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.18 no.2
• /
• pp.401-407
• /
• 2014

There are increasing interests in COB (Chip On Board) that densely arranged many LED chips on one board in order to solve the heat issue. There are many problems being on the rise: the lifespan decreases as the temperature of LED devices increases; Red Shift phenomenon, in which wave length of spectral line moves from original wave length to long wave length, occurs; and optical power decreases as $T_j$ increases. In order to resolve such problems, this study selected the optimum thickness and length of Fin, planned the second Heat sink that is optimum for COB LED with 15W, and analyzed thermal mode by Solid Works Flow Simulation through 15W COB packaging with the planned Heat sink. 15W COB down-light Heat sink that is produced based on this analysis was utilized to analyze thermal mode through contact thermometer and electrical properties through Kelthley 2430.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.44 no.5
• /
• pp.103-111
• /
• 2007

In this paper, we propose a VLSI architecture of hardware optimized high quality image signal processor for a Single-chip CMOS Image Sensor(CIS). The Single-chip CIS is usually used for mobile applications, so it has to be implemented as small as possible while maintaining the image quality. Several image processing algorithms are used in ISP to improve captured image quality. Among the several image processing blocks, demosaicing and image filter are the core blocks in ISP. These blocks need line memories, but the number of line memories is limited in a low cost Single-chip CIS. In our design, high quality edge-adaptive and cross channel correlation considered demosaicing algorithm is adopted. To minimize the number of required line memories for image filter, we share the line memories using the characteristics of demosaicing algorithm which consider the cross correlation. Based on the proposed method, we can achieve both high quality and low hardware complexity with a small number of line memories. The proposed method was implemented and verified successfully using verilog HDL and FPGA. It was synthesized to gate-level circuits using 0.25um CMOS standard cell library. The total logic gate count is 37K, and seven and half line memories are used.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.18 no.7
• /
• pp.1044-1049
• /
• 1993

In this paper, it is shown that B-CDMA systems inherently reduce the effects of Multi Path fading phenomena which causes to degrade the performance of mobile communication systems. B-COMA systems use PN codes of high chip rates ( > 10 Mbps) and evaluate autocorrelation with the same code in the receiver. Therefore, it is possible that multipath signals, whose delay time is longer than one chip duration compared to the first signal, are removed. We model the wideband fading channel as a suitable linear filter, and perform computer simulation of signal transmission and reception. Graphic comparison of eye diagrams between the narrowband and wideband systems is shown.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.16 no.1
• /
• pp.160-166
• /
• 2012

We performed the development and performance evaluation of reflective type heart rate measurement system for PAPS. We used chip LED and chip photo TR. for low power driving. The measured PPG signal is preprocessed using high pass filter and low pass filter, and the preprocessed signal is displayed by LabVIEW. Also LabVIEW include the algorithm that extract effective signal and calculate the heart rate. We made sure that it will be able to apply to measurement equipment with high accuracy and repetition from exercising subject using this system and algorithm.

• Proceedings of the IEEK Conference
• /
• 2004.06a
• /
• pp.217-220
• /
• 2004

This paper presents design simulation, implementation, and measurement of a miniaturized GPS/K-PCS dual-band LTCC chip antenna for mobile communication handsets. The dimension of LTCC chip antenna is $9mm{\times}15mm{\times}1.2mm$. The lower meander type antenna is to be tuned to the lower frequency (GPS) band and the upper meander antenna with via hole connection is to contribute the higher frequency (K-PCS) band. In order to lowering the resonant frequency for GPS band, two printed modified meander antenna with gap stub is used to integrate with PCS band operation. The measured resonant frequency at GPS band shifts to lower frequency about 100MHz. The measured impedance bandwidth(VSWR $\leq$ 2) are 55MHz and 120MHz at the resonant frequency. respectively.