• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2004년도 하계종합학술대회 논문집(1)
• /
• pp.289-292
• /
• 2004

In this paper, we propose parallel Viterbi decoders applied to UWB(Ultra Wide Band). In consideration of power dissipation and ease of design, we design the architecture, using 132MHz clock instead of 528MHz clock in Baseband. Because Deinterleaver writes and reads the transmitted data per 6Ncbps(The number of coded bits per symbol). using the difference between the number of sampling clock per symbol and the number of coded bits per symbol, we reduce performance degradation of parallel Viterbi decoders. In comparison with using 528MHz clock, the result is little difference.

• 대한전자공학회논문지TC
• /
• 제40권10호
• /
• pp.79-88
• /
• 2003

링 구조형 광통신망에 적합한 완전 광 패킷 스위칭 시스템을 실험적으로 검증한다. 실험적 검증을 위해, 비디오 신호는 헤더와 페이로드로 구성된 광 패킷에 실리고, 완전 광 패킷 스위칭 노드에 전달된다. 전달된 광 패킷은 여러가지 완전 광 프로세서에 의해 처리되는데, 그들은 완전 팡 헤더 처리기, 패킷-레벨 클럭 추출기, 비트-레벨 클럭 추출기, 데이타 형태 변환기 등으로 구성되어 있다.

• BMB Reports
• /
• 제48권12호
• /
• pp.677-684
• /
• 2015

Cardiovascular function is regulated by the rhythmicity of circadian, infradian and ultradian clocks. Specific time scales of different cell types drive their functions: circadian gene regulation at hours scale, activation-inactivation cycles of ion channels at millisecond scales, the heart's beating rate at hundreds of millisecond scales, and low frequency autonomic signaling at cycles of tens of seconds. Heart rate and rhythm are modulated by a hierarchical clock system: autonomic signaling from the brain releases neurotransmitters from the vagus and sympathetic nerves to the heart's pacemaker cells and activate receptors on the cell. These receptors activating ultradian clock functions embedded within pacemaker cells include sarcoplasmic reticulum rhythmic spontaneous Ca²⁺ cycling, rhythmic ion channel current activation and inactivation, and rhythmic oscillatory mitochondria ATP production. Here we summarize the evidence that intrinsic pacemaker cell mechanisms are the end effector of the hierarchical brain-heart circadian clock system.

• 센서학회지
• /
• 제16권1호
• /
• pp.52-61
• /
• 2007

Networked embedded systems using the smart device and fieldbus technologies are now found in many industrial fields including process automation and automobiles. However the discrepancy between a node's view of current time and the rest of the system can cause many difficulties in the design and implementation of a networked system. To provide a networked system with a global reference time, the problem of clock synchronization has been intensively studied over the decades. However, many of the existing solutions, which are mainly developed for large scale distributed computer systems, cannot be directly applied to embedded systems. This paper presents a fault-tolerant clock synchronization technique that can be used for a low-cost embedded system using a CAN bus. The effectiveness of the proposed method is demonstrated with a set of microcontrollers and DC motor-based actuators.

• 대한의생명과학회지
• /
• 제11권4호
• /
• pp.493-501
• /
• 2005

Circadian rhythms, time on a scale of about 24 hours, are present in a number of organisms including animals, plants, and bacteria. The control of the biochemical, physiological and behavioral processes is regulated by endogenous clocks in the suprachiasmatic nucleus (SCN). At the core of this timing mechanism is molecular machinery that are present both in the brain and in the peripheral tissues throughout the body, and even in a single cultured cell. In this study, we performed two-dimensional gel electrophoresis to figure out any correlation between protein expression patterns and the requirement of two canonical clock proteins, either mPER1 or mPER2, by comparing global protein expression profiles in livers from wildtype or mPer1/mPer2 double mutant mice. We could identify several differentially expressed protein candidates with respect to time and genotypes. Further analysis of these candidate proteins in detail in vivo will lead us to the better understanding of how circadian clock functions in mammals.

• 전기전자학회논문지
• /
• 제15권2호
• /
• pp.129-133
• /
• 2011

A spread spectrum clock generation is an efficient way to reduce electro-magnetic interference (EMI) radiation in modern mixed signal chip systems. The proposed circuit generates the spread spectrum clock by directly injecting the modulation voltage into the voltage-controlled oscillator (VCO) current source for SATA II. The resulting 33KHz modulation profile has a Hersey-Kiss shape with a rounded peak. The chip has been fabricated using $0.18{\mu}m$ CMOS process and test results show that the proposed circuit achieves 0.509% (5090ppm) down spreading at 1.5GHz and peak power reduction of 10dB. The active chip area is 0.36mm ${\times}$ 0.49mm and the chip consumes 30mW power at 1.5GHz.

• Biomolecules & Therapeutics
• /
• 제26권4호
• /
• pp.358-367
• /
• 2018

Most organisms have adapted to a circadian rhythm that follows a roughly 24-hour cycle, which is modulated by both internal (clock-related genes) and external (environment) factors. In such organisms, the central nervous system (CNS) is influenced by the circadian rhythm of individual cells. Furthermore, the period circadian clock 2 (Per2) gene is an important component of the circadian clock, which modulates the circadian rhythm. Per2 is mainly expressed in the suprachiasmatic nucleus (SCN) of the hypothalamus as well as other brain areas, including the midbrain and forebrain. This indicates that Per2 may affect various neurobiological activities such as sleeping, depression, and addiction. In this review, we focus on the neurobiological functions of Per2, which could help to better understand its roles in the CNS.

• 인터넷정보학회논문지
• /
• 제5권4호
• /
• pp.35-42
• /
• 2004

밴연형 다단상호연결네트웍이 원하는 성능목표치를 만족시킬 수 있는지를 알아보기 위하여 해석적 모델을 제시한다. 입력트래픽은 일반적인 균일트래픽이 아니고 실제상황을 고려하기 위하여 비균일트래픽을 가정하였다. 버퍼는 단일 입력버퍼를 가정하여 개발하였고, 클럭 주기는 일반적이 내클럭주기 개념이 아니라 성능을 향상시키기 위한 소클럭주기 개념을 사용한다. 개발된 모델로부터의 결과와 시뮬레이션으로부터의 결과를 비교하여 구해진 모델의 우수성을 입증한다.

• 인터넷정보학회논문지
• /
• 제5권5호
• /
• pp.61-68
• /
• 2004

밴연형 다단상호연결네트웍이 원하는 성능목표치를 만족시킬 수 있는지를 알아보기 위하여 해석적 모델을 제시한다. 입력트래픽은 일반적인 균일트래픽이 아니고 실제상황을 고려하기 위하여 비균일트래픽을 가정하였다. 버퍼는 복수개의 입력 버퍼를 가정하여 개발하였고, 클럭 주기는 일반적인 대클럭주기 개념이 아니라 성능을 향상시키기 위한 소클럭주기 개념을 사용한다. 개발된 모델로부터의 결과와 시뮬레이션으로부터의 결과를 비교하여 구해진 모델의 우수성을 입증한다.

• 한국항공우주학회지
• /
• 제33권12호
• /
• pp.61-67
• /
• 2005

본 논문에서는 GPS 신호가 자주 단절되는 환경하에서도 안정한 위치 해를 제공하는 반송파 DGPS 방법을 제안한다. 시계 바이어스 변화율을 이용하여 큰 오차가 포함된 측정치 채널을 제거함으로써 더욱 정확한 위치 해를 제공하는 알고리듬을 구현하였다. 가시위성의 앙각과 시계 바이어스 변화율의 관계를 살펴보고, 적절한 임계치를 제안하였으며, 구현된 알고리듬이 실데이터에서도 성능이 우수함을 상용프로그램과 비교하여 보였다.