• Title/Summary/Keyword: Circuit analysis

Search Result 3,952, Processing Time 0.034 seconds

Analysis of a Parasitic-Diode-Triggered Electrostatic Discharge Protection Circuit for 12 V Applications

  • Song, Bo Bae;Lee, Byung Seok;Yang, Yil Suk;Koo, Yong-Seo
    • ETRI Journal
    • /
    • 제39권5호
    • /
    • pp.746-755
    • /
    • 2017
  • In this paper, an electrostatic discharge (ESD) protection circuit is designed for use as a 12 V power clamp by using a parasitic-diode-triggered silicon controlled rectifier. The breakdown voltage and trigger voltage ($V_t$) of the proposed ESD protection circuit are improved by varying the length between the n-well and the p-well, and by adding $n^+/p^+$ floating regions. Moreover, the holding voltage ($V_h$) is improved by using segmented technology. The proposed circuit was fabricated using a $0.18-{\mu}m$ bipolar-CMOS-DMOS process with a width of $100{\mu}m$. The electrical characteristics and robustness of the proposed ESD circuit were analyzed using transmission line pulse measurements and an ESD pulse generator. The electrical characteristics of the proposed circuit were also analyzed at high temperature (300 K to 500 K) to verify thermal performance. After optimization, the $V_t$ of the proposed circuit increased from 14 V to 27.8 V, and $V_h$ increased from 5.3 V to 13.6 V. The proposed circuit exhibited good robustness characteristics, enduring human-body-model surges at 7.4 kV and machine-model surges at 450 V.

$CO_2$ 아크 용접에 있어서 다중회귀분석에 의한 아크 끊어짐을 고려한 아크 안정성 예측 모델 개발 (Development of Estimation Model Are Stability Considering Arc Extinction with Multiple Regression Analysis in $CO_2$ Arc Welding)

  • 강문진;이세헌;우재진
    • 대한기계학회논문집A
    • /
    • 제24권8호
    • /
    • pp.1885-1898
    • /
    • 2000
  • Welding quality is closely related to the arc state. So, it is very important to estimate the arc state in real time. In the short circuit transfer region of CO2 are welding, the spatter , as it is well known, is mainly generated on an instance of short circuit or on an instance that the are is ignited after short circuit, or on the cases of an instantaneous short circuit. If the short circuit period or the arc time is irregular, the spatter is generated more than it is regular. Thus there is a close relationship of the amount of the spatter generation with the arc stability. In this paper, to develop the index for estimating the arc stability in short circuit transfer range Of CO2 arc welding, the welding current and are voltage waveforms were measured and the spatter generated was captured and measured. The correlation analysis of the measured amount of the spatter with the factors (the components and the standard deviations of the components) was performed, and the factors that have a considerable influence on the spatter generation among all factors were selected. And some cases of models consisted of the factors were presented, and a mathematical index model which can make an estimation the amount of the spatter from these models with multiple regression analysis. Also, it was compared how much the amount of the spatter generated under the selected welding conditions do these index models fit, and the index model to estimate the arc stability which represent the spatter generation most appropriately was developed

유압 블리드-오프 회로의 특성 재검토 및 실험적 동특성 모델링 (Reexamination and Derivation of Empirical Dynamic Model for a Hydraulic Bleed-Off Circuit)

  • 정헌술;이광헌;김형의
    • 대한기계학회논문집A
    • /
    • 제26권8호
    • /
    • pp.1552-1564
    • /
    • 2002
  • Meter-in, meter-out and bleed-off circuits are widely utilized in order to adjust the speed of a hydraulic actuator by using a flow control valve and in order to regulate the pressure of a hydraulic volume by using a simple on-off valve. In these circuits, a relief valve serves either to maintain constant system pressure or to protect the system from over-pressure loading. The relief valve of a bleed-off circuit is the second case frequently undergoing on-off action during operation. It makes the analysis of the pressure control characteristics of the circuit highly difficult. In this paper, steady-state flow rate, pressure, heat loss and efficiency of the three circuits are reexamined and basic experiments far obtaining the characteristics of a pump and relief valve are conducted. Finally, simple empirical first-order dynamic models of decreasing and increasing pressure were separately proposed and verified by comparison with experiment. As the result, the basis for the theoretical analysis of the pressure control characteristics of a bleed-off circuit using a simple on-off valve is established.

자기 회로를 이용한 인덕턴스형 변위 측정 시스템의 모델링 및 해석 (Modeling of an Inductive Position Sensing System based on a Magnetic Circuit and its Analysis)

  • 최동준;임춘택;김수현
    • 한국정밀공학회지
    • /
    • 제18권6호
    • /
    • pp.93-101
    • /
    • 2001
  • This paper presents modeling of an inductive micro position sensing system and its analysis. The parameters affected the system response are excitation frequency, turn ratio, input position, air-gap size, load resistance, and geometric dimensions. To analyze the system, we try to establish a modeling based on an equivalent magnetic circuit with permeances. The model is verified by the experimental results from 1 kHz to 20 kHz. The magnetic circuit model is well fitted to the experimental data except a little error due to LC resonance in the large turn-ratio system. Modeling enables us to theoretically approach the response characteristics. Based on the magnetic circuit model, system parameters can be selected in such a way to obtain the required characteristics such as high sensitivity, good linearity, or small size.

  • PDF

암호통신 응용을 위한 전압제어형 카오스 신호 발생회로 (Chaotic Circuit with Voltage Controllability for Secure Communication Applications)

  • 주계초;신봉조;송한정
    • 한국산학기술학회논문지
    • /
    • 제13권9호
    • /
    • pp.4159-4164
    • /
    • 2012
  • 본 논문에서는 암호통신을 위한 전압 제어형 카오스 신호 발생회로를 설계하였다. 제안하는 회로는 3개의 MOS 소자로 이루어지는 비선형 함수 블록과 소스 팔로워를 버퍼로 하는 이산형 카오스 신호 발생회로로, 비겹침 2상 클럭으로 구동되며, 2개의 제어전압 단자를 가진다. 제안된 회로는 SPICE 모의실험을 통하여 시간특성, 주파수특성 및 분기도 등의 여러 가지 카오스 다이내믹스가 생성됨을 확인하였다.

전압 제어형 카오스회로의 온도특성 해석 (Temperature Analysis of the Voltage Contolled Chaotic Circuit)

  • 박용수;주계초;송한정
    • 한국산학기술학회논문지
    • /
    • 제14권8호
    • /
    • pp.3976-3982
    • /
    • 2013
  • 본 논문에서는 전압 제어형 카오스 신호 발생회로를 설계하고, 온도변화에 따른 특성을 해석 하였다. 제안하는 CMOS 회로로 이루어지며, 카오스 특성의 전압 제어형 오실레이터의 온도 변화에 따른 특성해석을 실시하였다. 제안하는 회로는 2상 클럭의 샘플앤드회로 3개의 MOS 소자로 이루어지는 비선형 함수 블록과 소스 팔로워로 이루어지는 레벨 쉬프터로 구성된다. SPICE 모의실험을 통하여 온도변화에 따른, 비선형함수의 전달함수 변화를 통하여, 분기도 특성, 주파수 특성 등의 카오스 다이나믹스가 변화됨변화됨을 확인 하였다. 또한 $25^{\circ}C$ 의 온도 조건에서, 제어전압 1.2 V-2.3 V 범위에서, 카오스 신호가 생성됨을 확인하였다.

2D 전송선을 이용한 Cloaking 구조 설계 및 분석 (Design and Analysis of Cloaking Structure Using 2D Transmission Line)

  • 김충주;이범선
    • 한국전자파학회논문지
    • /
    • 제22권9호
    • /
    • pp.875-880
    • /
    • 2011
  • 본 논문에서는 기존의 인덕터와 커패시터 소자만을 이용하여 2D cloaking 회로의 단일 셀을 설계했을 경우의 단점을 보완하기 위하여 2D 전송선 구조를 이용한 cloaking 회로를 설계하고 분석하였다. 2D 전송선 구조를 이용할 경우, 단일 셀의 크기와 필요한 소자의 값을 사용 가능한 범위 안에서 조절할 수 있다는 장점이 있다. 이에 필요한 모든 설계식을 유도하였다. 자유 공간에 완전 도체로 이루어진 원통형 산란체를 상정하고, 이에 대한 cloaking 회로를 유도된 설계식을 이용하여 설계하고 이에 대한 cloaking 효과를 우선 회로 시뮬레이터인 ADS를 이용하여 살펴보았다. 제시된 시뮬레이션 제원에서 cloaking medium 효과는 10.5 dB 이득으로 나타났다.

Short-circuit Analysis by the Application of Control Signal of Power Converter to the Inductive Fault Current Limiter

  • Ahn, Min-Cheol;Hyoungku Kang;Bae, Duck-Kweon;Minseok Joo;Park, Dong-Keun;Lee, Sang-Jin;Ko, Tae-Kuk
    • 한국초전도ㆍ저온공학회논문지
    • /
    • 제6권2호
    • /
    • pp.25-28
    • /
    • 2004
  • Three-phase inductive superconducting fault current limiter (SFCL) with DC reactor rated on 6.6 $KV_{rms}/200 A_{rms}$ has been developed in Korea. This system consists of one DC reactor, AC/DC power converter, and a three-phase transformer, which is called magnetic core reactor (MCR). This paper deals with the short-circuit analysis of the SFCL. The DC reactor was the HTS solenoid coil whose inductance was 84mH. The power converter was performed as the dual-mode operation for dividing voltage between the rectifying devices. The short-term normal operation (1 see) and short-circuit tests (2∼3 cycles) of this SFCL were performed successfully. In regular short-circuit test, the fault current was limited as 30% of rated short-circuit current at 2 cycles after the fault. The experimental results have a very similar tendency to the simulation results. Using the technique for the fault detection and SCR firing control, the fault current limiting rate of the SFCL was improved. From this research, the parameters for design and manufacture of large-scale SFCL were obtained.

콘덴서를 이용한 선형압축기 구동 전기회로 해석 (Analysis of electric circuit using capacitor for driving linear compressor)

  • 고준석;김효봉;박성제;홍용주;염한길;고득용
    • 한국초전도ㆍ저온공학회논문지
    • /
    • 제14권3호
    • /
    • pp.43-47
    • /
    • 2012
  • A linear compressor generates pulsating pressure and oscillating flow in a cryocooler such as Stirling cryocooler and pulse tube refrigerator. It is driven by AC power source and designed to operate at resonance of piston motion. The driving voltage level is determined by electric parameters of resistance, inductance and thrust constant of linear motor. From voltage equation on linear motor, the power factor of driving power is inherently less than 1. The phase difference between voltage and current of supplied power can be zero using capacitor and this can minimize a supply voltage level. Especially, the linear compressor of kW class requires high voltage and thus can cause a difficulty in selecting power supply unit due to limitation of voltage level. The capacitor in driving electric circuit is useful to settle this problem. In this study, the electric circuit of linear compressor is analytically investigated with assumption of mechanical resonance. The electric parameters of commercial linear motor are used in the analysis. The effects of capacitor on driving voltage level and power factor are investigated. From analytic results, it is shown that the voltage level can be mimized with using capacitor in driving electric circuit.

SSA 기법에 기반한 생산조립라인의 디지털 부품 실장 PCB의 검사전략에 대한 연구 (A Study on the Test Strategy Based on SSA Technique for the Digital Circuit Boards in Production Line)

  • 정용채;고윤석
    • 대한전기학회논문지:시스템및제어부문D
    • /
    • 제54권4호
    • /
    • pp.243-250
    • /
    • 2005
  • Test methodology is diversity by devices and the number of test pattern is tremendous because the digital circuit includes TTL and CMOS family ICs as well as high density devices such as ROM and RAM. Accordingly, the quick and effective test strategy is required to enhance the test productivity. This paper proposes the test strategy which is able to be applied efficiently to the diversity devices on the digital circuit board by analyzing the structure and characteristic of the digital device. Especially, this test strategy detects the faulted digital device or the faulted digital circuit on the digital board using SSA(Serial Signature Analysis) technique based on the polynomial division theory The SSA technique identifies the faults by comparing the reminder from good device with reminder from the tested device. At this time, the reminder is obtained by enforcing the data stream obtained from output pins of the tested device on the LFSR(Linear Feedback Shift Register) representing the characteristic equation. Also, the method to obtain the optimal signature analysis circuit is explained by furnishing the short bit input streams to the long bit input streams to the LFSR having 8, 12, 16, 20bit input/output pins and by analyzing the occurring probability of error which is impossible to detect. Finally, the effectiveness of the proposed test strategy is verified by simulating the stuck at 1 errors or stuck at 0 errors for several devices on typical 8051 digital board.