Analysis of a Parasitic-Diode-Triggered Electrostatic Discharge Protection Circuit for 12 V Applications |
Song, Bo Bae
(Department of Electronics and Electrical Engineering, Dankook University)
Lee, Byung Seok (Department of Electronics and Electrical Engineering, Dankook University) Yang, Yil Suk (ICT Materials & Components Research Laboratory, ETRI) Koo, Yong-Seo (Department of Electronics and Electrical Engineering, Dankook University) |
1 | M.D. Ker and C.C. Yen, "Investigation and Design of Onchip Power-Rail ESD Clamp Circuits without Suffering Latch Up-like Failure During System-Level ESD Test," IEEE J. Solid-State Circuits, vol. 43, no. 11, Nov. 2008, pp. 2533-2545. DOI |
2 | J.Y. Lee, "Analysis of SCR, MVSCR, LVTSCR with I-V Characteristic and Turn-on-Time," J. Inst. Korean. Electr. Electron. Eng., vol. 20, no. 3, 2016, pp. 295-398. |
3 | V.A. Vashchenko, et al., "High Holding Voltage Cascoded LVTSCR Structures for 5.5-V Tolerant ESD Protection Clamps," IEEE Trans. Device Mater. Rel., vol. 4, no. 2, 2004, pp. 273-280. DOI |
4 | M.P.J. Mergens et al., "High Holding Current SCRs (HHISCR) for ESD Protection and Latch-up Immune IC Operation," Electr. Overstress/Electronstatic Discharge Symp., Charlotte,NC, USA, Oct. 6-10, 2002, pp. 10-17. |
5 | O. Quittard et al., "ESD Protection for High-voltage CMOS Technologies," Electr. Overstress/Electronstatic Discharge Symp., Tucson, AZ, USA, Sept. 10-15, 2006, pp. 77-86. |
6 | B. Keppens et al., "ESD Protection Solutions for High Voltage Technologies," Electri. Overstress/Electronstatic Discharge Symp., Grapevine, TX, USA, Sept. 19-23, 2004, pp. 1-10. |
7 | Y.S. Koo, et al., "Design of SCR-Based ESD Protection Device for Power Clamp Using Deep-Submicron CMOS Technology," Microelectron. J., vol. 40, no. 6, June 2009, pp. 1007-1012. DOI |
8 | J.W. Jung and Y.S. Koo, "Design of SCR-Based ESD Protection Circuit for 3.3 V I/O and 20V Power Clamp," ETRI J., vol. 37, no. 1, Feb. 2015, pp. 97-106. DOI |
9 | J.E. Barth et al., "TLP Calibration, Correlation, Standards, and New Techniques," Electr. Overstress/Electronstatic Discharge Symp., Anaheim, CA, USA, Sept. 26-28, 2000, pp. 85-96. |
10 | S.L. Jang, L.S. Lin, and S.H. Li, "Temperature-Dependent Dynamic Triggering Characteristics of SCR-Type ESD Protection Circuit," Solid-State Electron., vol. 45, no. 12, Dec. 2001, pp. 2005-2009. DOI |
11 | J.E. Barth et al., "TLP Calibration, Correlation, Standards, and New Techniques," Electr. Overstress/Electronstatic Discharge Symp. Proc., Anaheim, CA, USA, Sept. 26-28, 2000, pp 85-96. |