Browse > Article
http://dx.doi.org/10.5762/KAIS.2012.13.9.4159

Chaotic Circuit with Voltage Controllability for Secure Communication Applications  

Zhou, Jichao (Department of Nano Systems Engineering Inje University)
Shin, Bong-Jo (Research Institute of Ubiquitous Bio-Information Technology of Joint Technology Research Center Chungbuk National University)
Song, Han-Jung (Department of Nano Engineering Inje University)
Publication Information
Journal of the Korea Academia-Industrial cooperation Society / v.13, no.9, 2012 , pp. 4159-4164 More about this Journal
Abstract
This paper presents a chaotic circuit with voltage controllability for secure communication applications. The proposed circuit which has two control voltages consists of the nonlinear function block(NFB) with three MOS transistors, one source follower and non-overlapping two-phase clock generator for sample and hold. By SPICE simulation, chaotic dynamics such as time waveform, frequency analysis and bifurcations were analyzed. SPICE results showed that proposed circuit can make various chaotic signals by control voltage.
Keywords
Nonlinear; Chaos; CMOS circuit; Time waveform; Bifurcation; Frequency analysis;
Citations & Related Records
연도 인용수 순위
  • Reference
1 G. L. Baker, et al., Chaotic Dynamics an Introduction, Cambridge University Press, 1990.
2 Kazuyuki Aihara, "Chaos engineering and its application to parallel distributed processing with chaotic neural networks," Proceedings of the IEEE, vol. 90, no. 5, pp. 919-930, May 2002.   DOI
3 M. Delgado-Restituto, A. Rodriguez-Vazquez, "Integrated chaos generators," Proceedings of the IEEE, vol. 90, pp. 747-767, May 2002.   DOI
4 K. Aihara, T. Takbe, and M. Toyoda, "Chaotic neural networks," Phys. Lett. A, vol.144, no.6, pp.333-340, 1990.   DOI
5 Yongmei Cindy Wang, Applying Chaos in secure communications, Ph. D. thesis, Department of Electrical Engineering, Cornell University, May 1997.
6 Louis M. Pecora and Thomas L. Carroll, "Synchronization of chaotic systems," Phys. Rev. Lett., vol. 64, Feb, 1990.
7 H.J. Song and K.D. Kwack, ""CMOS circuit design and implementation of the discrete time chaotic chip"", ISCAS 2002, vol.III, pp.73-74, 2002
8 P. Dudek and V.D. Juncu, "Compact discrete-time chaos generator circuit", Electronics Letters, Vol. 39, pp.1431-1432, 2003.   DOI   ScienceOn
9 D. Juncu, M. Rafiei-naeini and P. Dudek, "Integrated circuit implementation of a compact discrete-time chaos generator", Analog Integrated Circuits and Signal Processing, Vol. 46, no. 3, pp.275-280, March 2006.   DOI
10 Jose L. Rossello, et al., "A simple CMOS chaotic integrated circuit," IEICE Electronics Express, vol. 5, no. 24, pp. 1042-1048, December 2008.   DOI