• Title/Summary/Keyword: Chipset

Search Result 61, Processing Time 0.025 seconds

Channel Coding-Aided Multi-Hop Transmission for Throughput Enhancement

  • Hwang, Inchul;Wang, Hanho
    • International Journal of Contents
    • /
    • v.12 no.1
    • /
    • pp.65-69
    • /
    • 2016
  • Wireless communication chipsets have fixed transmission rate and communication distance. Although there are many kinds of chipsets with throughput and distance purpose, they cannot support various types of wireless applications. This paper provides theoretic research results in order to support various wireless applications requiring different throughput, delayed quality-of-service (QoS), and different communication distances by using a wireless communication chipset with fixed rate and transmission power. As a performance metric, the probability for a data frame that successfully receives at a desired receiver is adopted. Based on this probability, the average number of transmission in order to make a successful frame transmission is derived. Equations are utilized to analyze the performance of a single-hop with channel coding and a dual-hop without error correction matter transmission system. Our results revealed that single-hop transmission assisted by channel coding could extend its communication distance. However, communication range extending effect of the single-hop system was limited. Accordingly, dual-hop transmission is needed to overcome the communication distance limit of a chipset.

개인 휴대 단말 시스템용 표면 탄성파 필터의 동향

  • 이만형
    • The Proceeding of the Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.14 no.3
    • /
    • pp.41-49
    • /
    • 2003
  • 본 고에서는 휴대 이동단말 시스템의 복합다기능화 및 단말기내 적용되는 주파수 변조 방식의 변화에 따른 핵심부품으로서 표면탄성파필터의 요구 성능의 변화 및 그에 따른 대응방향에 대해서 설명하고 있다. 현재 전세계적으로 널리 보급되고 있는 코드분할다중접속방식(CDMA)의 이동단말기에서는 수퍼헤테로다인 변복조방식의 적용에 따라 표면탄성파 소자로서 듀플렉서, 송신 RF 필터, 수신 RF 필터 및 수신 IF 필터 등이 적용되어 왔다. 하지만 최근 들어 RF 대역에서 기저대역으로 신호의 직접변환(Direct Conversion)이 가능한 Chipset의 보급과 더불어 급속히 Zero-IF화가 추진되고 있으며, 그에 따라 RE 필터부의 고성능화가 요구되고 있다. Zero-IF Chipset은 신호대 잡음비를 크게 하기 위해서 수신 RE 필터에 있어서 Balance 구동을 기본으로 하고 있으며, 듀플렉서에 있어서는 통과대역의 저손실화, 저지대역의 고감쇠화 및 송수신간 높은 격리도를 요구하고 있다. 본 고에서는 이러한 요구사항을 만족시킬 수 있는 표면탄성파 필터의 구현 원리와 향후 동향에 대해 논의하였다.

A Study on Analysis of Error Correction Code in Server System (서버 시스템 내의 오류 정정 코드 분석에 관한 연구)

  • Lee, Chang-Hwa
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.8 no.3 s.22
    • /
    • pp.42-50
    • /
    • 2005
  • In this paper, a novel method is proposed how the ECC(Error Correction Code) in server system can be investigated and the robustness of each system against noisy environment and element failure in memory module has been verified. Chipset manufacturers have hided the algorithm of their Hamming code and the user has difficulty in verification of the robustness of each system. The proposed method is very simple, but the outputs of the experiment explain the core ability of error correction in server system and helps the detection of the failure element. On the basis of these results, we could expect the robustness of digitalized weapon system and the efficient design of our own error correction code.

Development of PC-based Auto Inspection System for Smart Battery Protection Circuit Module (PC기반의 스마트 배터리 보호모듈 자동 검사 시스템 개발)

  • Yoon, Tae-Sung;Jang, Gi-Won;Park, Ju-No;Lee, Jeong-Jae
    • Proceedings of the KIEE Conference
    • /
    • 2005.05a
    • /
    • pp.275-277
    • /
    • 2005
  • In a lithium-ion battery which is being used in many portable electronic goods, electrolyte is disaggregated and then the gas is happened when electric charging volt is over the 4.5V. So, the pressure on the safety valve is increased and electrolyte is leaked out in the cell. It leads to the risk of explosion. On the other hand, in the case which the battery is discharged excessively, the negative pole is damaged and the performance of the battery is deteriorated. The protection module of a lithium-ion battery is used for preventing such risk and the inspection system is needed to check the performance of such protection module. In this research, a PC-based auto inspection system is developed for the inspection of a battery protection module using Dallas chipset. In the inspection system, AVRl28 chip is used as a controller and the communication protocol is developed for the data communication between the protection module and the AVR128 chip. And GPIB interface is used for the control of measuring devices. Also, MMI environment is developed using LabView for convenient monitoring by the tester.

  • PDF

Measurement Level Experimental Test Result of GNSS/IMU Sensors in Commercial Smartphones

  • Lee, Subin;Ji, Gun-Hoon;Won, Jong-Hoon
    • Journal of Positioning, Navigation, and Timing
    • /
    • v.9 no.3
    • /
    • pp.273-284
    • /
    • 2020
  • The performance of Global Navigation Satellite System (GNSS) chipset and Inertial Measurement Unit (IMU) sensors embedded in smartphones for location-based services (LBS) is limited due to the economic reasons for their mass production. Therefore, it is necessary to efficiently process the output data of the smartphone's embedded sensors in order to derive the optimum navigation values and, as a previous step, output performance of smartphone embedded sensors needs to be verified. This paper analyzes the navigation performance of such devices by processing the raw measurements data output from smartphones. For this, up-to-dated versions of smartphones provided by Samsung (Galaxy s10e) and Xiaomi (Mi 8) are used in the test experiment to compare their performances and characteristics. The GNSS and IMU data are extracted and saved by using an open market application software (Geo++ RINEX Logger & Mobile MATLAB), and then analyzed in post-processing manner. For GNSS chipset, data is extracted from static environments and verified the position, Carrier-to-Noise (C/N0), Radio Frequency Interference (RFI) performance. For IMU sensor, the validity of navigation and various location-based-services is predicted by extracting, storing and analyzing data in static and dynamic environments.

A 1.5 Gbps Transceiver Chipset in 0.13-μm CMOS for Serial Digital Interface

  • Lee, Kyungmin;Kim, Seung-Hoon;Park, Sung Min
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.17 no.4
    • /
    • pp.552-560
    • /
    • 2017
  • This paper presents a transceiver chipset realized in a $0.13-{\mu}m$ CMOS technology for serial digital interface of video data transmission, which compensates the electrical cable loss of 45 dB in maximum at 1.5 Gbps. For the purpose, the TX equips pre-emphasis in the main driver by utilizing a D-FF with clocks generated from a wide-range tuning PLL. In RX, two-stage continuous-time linear equalizers and a limiting amplifier are exploited as a front-end followed by a 1/8-rate CDR to retime the data with inherent 1:8 demultiplexing function. Measured results demonstrate data recovery from 270 Mbps to 1.5 Gbps. The TX consumes 104 mW from 1.2/3.3-V supplies and occupies the area of $1.485mm^2$, whereas the RX dissipate 133 mW from a 1.2-V supply and occupies the area of $1.44mm^2$.

Design and Fabrication of RF evaluation board for 900MHz (900MHz대역 수신기용 RF 특성평가보드의 설계 및 제작)

  • 이규복;박현식
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.6 no.3
    • /
    • pp.1-7
    • /
    • 1999
  • A single RF transceiver evaluation board have been developed for the purpose of application to the 900MHz band transceiver contained RF-IC chip And environment test was evaluated. The RF-IC chipset includes LNA(Low Noise Amplifier), down-conversion mixer, AGC(Automatic Gain Controller), switched capacitor filter and down sampling mixer. The RF evaluation board for the testing of chipset contained various external matching circuits, filters such as RF/IF SAW(Surface Acoustic Wave) filter and duplexer and power supply circuits. With the range of 2.7~3.3V the operated chip revealed moderate power consumption of 42mA. The chip was well operated at the receiving frequency of 925~960MHz. Measurement result is similar to general RF receiving specification of the 900MHz digital mobile phone.

  • PDF

Implementation of IC Card Interface Chipset with AES Cryptography (AES 암호화 모듈을 내장한 IC카드 인터페이스 칩? 개발)

  • 김동순;이성철
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.30 no.9
    • /
    • pp.494-503
    • /
    • 2003
  • In this paper, we propose the implementation techniques of IC card chipset that is compatible with international standard ISO-7816 and supports WindowsCE operating system to expropriate various electronic cash and credit card. This IC card interface chip set is composed with 32 bit ARM720T Core and AES(Advanced Encryption System) cryptography module for electronic commerce. Six IC card interfaces support T=0, T=1 protocol and two of them are used to interface with user card directly, the others are used for interface with SAM card. In addition, It supports a LCD controller and USB interface for host. We improved the performance about 70% than software based It card chip set and verified using Hynix 0.35um process.

Implementation of IEEE1588 for Clock Synchronization (CAN 네트워크의 시간동기를 위한 IEEE1588 구현)

  • Park, Sung-Won;Kim, In-Sung;Lee, Dongik
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.39B no.2
    • /
    • pp.123-132
    • /
    • 2014
  • In this paper, an IEEE1588 based clock synchronization technique for CAN (Controller Area Network) is presented. Clock synchronization plays a key role to the success of a networked embedded system. Recently, the IEEE1588 algorithm making use of dedicated chipsets has been widely adopted for the synchronization of various industrial applications using Ethernet. However, there is no chipset available for CAN. This paper presents the implementation of IEEE1588 for CAN, which is implemented using only software and CAN packets without any dedicated chipset. The proposed approach is verified by the comparison between the estimated synchronization precision with a simple model and the measured precision with experimental setup.

A Study of Working Algorithm which makes silent Hard Disk Drive (저소음 HDD 구현을 위한 동작 알고리즘에 관한 연구)

  • Byun, Sang-Don;Chung, Kee-Hyun
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2010.05a
    • /
    • pp.274-276
    • /
    • 2010
  • Three noise sources are come from note PC system; HDD, System Cooling Fan and ODD. Except HDD, user can accept as an acceptable operating noise. System Fan needs to cooling down the CPU and Chipset and ODD only works when it need to work, therefore user thinks these two noise sources are necessary. For the HDD, some times it makes noise without user HDD access action such as re-organizing cache and defragmentation, user can hardly accept this noise. At the circumstance like as library and the room at the dawn, user can recognize the noise easily so that makes dissatisfaction. I'm studying algorithm and method to reduce HDD noise for user satisfaction.

  • PDF