• Title/Summary/Keyword: Chip former

Search Result 25, Processing Time 0.028 seconds

Cutting Force by Chip Former in Machining (절삭가공에서 칩포머에 의한 절삭저항)

  • Choi, Won-Sik
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.7 no.4
    • /
    • pp.325-330
    • /
    • 2004
  • The forces acting on the tool are an important aspect of maching. For those concerned with the manufacture of machine tools, a knowledge of the forces in needed for estimation of power reguirements and for the design of machine tool elements tool-holders and fixtures, adequately rigid and free from vibration. The force reguired to form the chip is dependent on the shear yield strength of the work material un der cutting conditions which are cutting speed, workpiece, feedrate, insert type. In this study, FG, ML, MP, MC, C, RT inserts were investigated in turning using SM45C, SCM4, SKD11, SUS316, materials. The diameter of materials was 60mm, 80mm, 110mm. This paper presents MP were lowest and SKD11 were largest of the workpiece in cutting forces.

  • PDF

Assessment of cutting performance and chip breaking characteristics with a nondimensional parameter consists of cutting condition and tool shape factor(l) -Orthogonal cutting- (절삭 조건과 공구 형상 인자로 구성된 무차원 파라미터에 의한 절삭 성능 및 칩절단 특성 평가(I))

  • LEE, Young-Moon;CHOI, Won-Sik;SEO, Seok-Won
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.11 no.6
    • /
    • pp.179-184
    • /
    • 1994
  • In this study a nondimensional parameter, feed/land length(F/L) was introduced, and using this parameter, cutting performance and chip breaking characteristics of the groove and the land angle type chip formers were assessed. Specific cutting energy consumed and shape of broken chip with its breaking cycle time were appraised to find out the ranges of F/L value where efficient cutting and effective chip breaking could be achieved. C type chip was found out to be the most preferable in terms of cutting efficiency.

  • PDF

Fabrication of $TiH_2$ Powders from Titanium Tuning Chip by Mechanical Milling

  • Jang, Jin-Man;Lee, Won-Sik;Ko, Se-Hyun
    • Proceedings of the Korean Powder Metallurgy Institute Conference
    • /
    • 2006.09b
    • /
    • pp.969-970
    • /
    • 2006
  • In present work, manufacturing technologies of titanium hydride powder were studied for recycling of titanium tuning chip and for this, attrition ball milling was carried out under $H_2$ pressure of 0.5 MPa. Ti chips were completely transformed into $TiH_2$ within several hundred seconds. Dehydrogenation process $TiH_2$ powders is consist of two reactions: one is reaction of $TiH_2$ to $TiH_x$ and the other decomposition of $TiH_x$ to Ti and $H_2$. The former reaction shows relatively low activation energy and it is suggested that the reaction is caused by introduction of defects due to milling.

  • PDF

A Study on Constructing the System-on-Chip based on Embedded Systems (임베디드시스템에 기반을 둔 시스템온칩 구성에 관한 연구)

  • Park, Chun-Myoung
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.05a
    • /
    • pp.888-889
    • /
    • 2015
  • This paper presents a method of constructing the system-on-chip(SoC) based on embedded systems. The proposed method is more compact and effectiveness than former methods. The requirements generation start high level performance simulation and then passes to an executable specification suitable for implementation using a hardware/software co-design tool. The reuse of pre-exiting components is supported, as well as synthesis of the system interface, but only after much work is done to program the hardware/software co-design tool. The actual design flow described allows feedback among all design levels, e.g. from implementation up to requirements, throughout the process. In the future, it is necessary to development the advanced method of constructing system-on-chip based on embedded systems.

  • PDF

A Study on the Sintering and Mechanism of Crystallization Prevention of Alumina Filled Borosilicate Glass (알루미나를 충전재로 첨가한 붕규산염 유리의 소결 및 결정화 방지기구에 대한 연구)

  • 박정현;이상진;성재석
    • Journal of the Korean Ceramic Society
    • /
    • v.29 no.12
    • /
    • pp.956-962
    • /
    • 1992
  • The predominant sintering mechanisms of low firing temperature ceramic substrate which consists of borosilicate glass containing alumina as a filler are the rearrangement of alumina particles and the viscous flow of glass powders. In this system, sintering condition depends on the volume ratio of alumina to glass and on the particle size. When the substrate contains about 35 vol% alumina filler and the average alumina particle size is 4 $\mu\textrm{m}$, the best firing condition is obtained at the temperature range of 900∼1000$^{\circ}C$. The extensive rearrangement behavior occurs at these conditions, and the optimum sintering condition is attained by smaller size of glass particles, too. The formation of cristobalite during sintering causes the difference of thermal expansion coefficient between the substrate and Si chip. This phenomenon degradates the capacity of Si chip. Therefore, the crystallization should be prevented. In the alumina filled borosilicate glass system, the crystallization does not occur. This effect may have some relation with aluminum ions in alumina. For aluminum ions diffuse into glass matrix during sintering, functiong as network former.

  • PDF

Design and Analysis of the GOST Encryption Algorithm (GOST 암호화 알고리즘의 구현 및 분석)

  • 류승석;정연모
    • Journal of the Korea Society for Simulation
    • /
    • v.9 no.2
    • /
    • pp.15-25
    • /
    • 2000
  • Since data security problems are very important in the information age, cryptographic algorithms for encryption and decryption have been studied for a long time. The GOST(Gosudarstvennyi Standard or Government Standard) algorithm as a data encryption algorithm with a 256-bit key is a 64-bit block algorithm developed in the former Soviet Union. In this paper, we describe how to design an encryption chip based on the GOST algorithm. In addition, the GOST algorithm is compared with the DES(Data Encryption Standard) algorithm, which has been used as a conventional data encryption algorithm, in modeling techniques and their performance. The GOST algorithm whose key size is relatively longer than that of the DES algorithm has been expanded to get better performance, modeled in VHDL, and simulated for implementation with an CPLD chip.

  • PDF

The SoC using Embedded Systems (임베디드시스템을 사용한 시스템온칩)

  • Park, Chun-Myoung
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2007.06a
    • /
    • pp.481-484
    • /
    • 2007
  • This paper presents a method of constructing the system-on-chip(SoC) based on embedded systems. The proposed method is more compact and effectiveness than former methods. The requirements generation start high level performance simulation and then passes to an executable specification suitable for implementation using a hardware/software co-design tool. The reuse of pre-exiting components is supported, as well as synthesis of the system interface, but only after much work is done to program the hardware/software co-design tool. The actual design flow described allows feedback among all design levels, e.g. from implementation up to requirements, throughout the process. In the future, it is necessary to development the advanced method of constructing system-on-chip based on embedded systems.

  • PDF

FH/GMSK System using DDS (DDS을 이용한 FH / GMSK 시스템)

  • Kim, Cheong;Lee, Mu-Yong
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.8 no.4
    • /
    • pp.415-425
    • /
    • 1997
  • Although FHSS has many advantages over conventional digital radio communication system, field application has been so far hampered due to its complicated synchronization. In this paper, a new FHSS system is proposed which one FH signal modulated with GMSK and one chip delayed FH signal than former are sent from transmitter, and this is recovered by matching process at a heterodyne correlator in receiver; thus eliminates synchronization as a whole. Through analysis and experiment, we assure that there is possibility in this. The exper- imental result from 915~929 MHz bandwidth with 31 chips is investigated in the environment of AWGN.

  • PDF

The Performance Evaluation of an ATM Switch supporting AAL Type 2 cell Switching and The FPGA Implementation of AAL Type 2 Switch Module (AAL 유형 2 셀 스위칭을 지원하는 ATM 스위치의 성능 평가 및 AAL 유형 2 스위치 모듈의 FPGA 구현)

  • Sonh Seung-il
    • Journal of Internet Computing and Services
    • /
    • v.5 no.3
    • /
    • pp.45-56
    • /
    • 2004
  • In this paper, we propose ATM switch architecture including ALL type 2 switch which can efficiently transmit low-bit rate data, even if the network has many endpoints. We simulate the architecture of ATM switch fabric that is modeled in computer program and analyze the performance according to offered loads. ATM switch proposed in this paper can support cell switching for all types of m cells which consist of ALL type 1. ALL type 2, ALL type 3/4 and ALL type 5 cells. We propose two switch fabric methods; One supports the ALL type 2 cell processing per input port, the other global ALL type 2 cell processing for every input port. The simulation results show that the latter is superior to the former. But the former has a merit for easy implementation and extensibility. In this paper, the AAL Type 2 switch module which adapts the former method is designed using VHDL language and implemented in FPGA chip. The designed AAL Type 2 switch module operates at 52MHz. The proposed ATM switch fabric is widely applicable to mobile communication, narrow band services over ATM network and wireless ATM as well as general ATM switching fabric.

  • PDF

Magnetic Sensitivity Improvement of 2-Dimensional Silicon Vertical Hall Device (2 차원 Si 종형 Hall 소자의 자기감도 개선)

  • Ryu, Ji-Goo
    • Journal of Sensor Science and Technology
    • /
    • v.23 no.6
    • /
    • pp.392-396
    • /
    • 2014
  • The 2-dimensional silicon vertical Hall devices, which are sensitive to X,Y components of the magnetic field parallel to the surface of the chip, are fabricated using a modified bipolar process. It consists of the thin p-layer at Si-$SiO_2$ interface and n-epi layer to improve the sensitivity and influence of interface effect. Experimental samples are a sensor type K with and type J without $p^+$ isolation dam adjacent to the center current electrode. The results for both type show a more high sensitivity than the former's 2-dimensional vertical Hall devices and a good linearity. The measured non-linearity is about 0.8%. The sensitivity of type J and type K are about 66 V/AT and 200 V/AT, respectively. This sensor's behavior can be explained by the similar J-FET model.