• Title/Summary/Keyword: Chip flow

Search Result 315, Processing Time 0.028 seconds

A Study on Binary CDMA System Correlator Design for High-Speed Acquisition Processing (고속 동기 처리를 위한 Binary CDMA 시스템 코릴레이터 설계에 관한 연구)

  • Lee, Seon-Keun;Jeong, Woo-Yeol
    • Journal of the Korea Society of Computer and Information
    • /
    • v.12 no.1 s.45
    • /
    • pp.155-160
    • /
    • 2007
  • Because output of multi-code CDMA system adapted high speed data transmission becoming multi-level system use linear amplifier in output stage and complex output signal. Therefore, Multi-Code CDMA system has shortcoming of high price, high complexity etc.. Binary CDMA technology that allow fetters in existing CDMA technology to supplement this shortcoming proposed. In binary CDMA system When correlator process high speed data, bottle-neck phenomenon is happened on synchronization acquisition process, it is very important parameter. Because existent correlator must there be advantage that power consumption is small but flow addition of several stages to receive correlation's value, the processing speed has disadvantage because the operation amount is much. Therefore in this paper, proposed correlator has characteristic such as data is able to high speed processing, chip area is independent and power consumption is constant in structure in binary CDMA system.

  • PDF

A study on the prediction of cutting force in ball-end milling process (볼 엔드 밀에 의한 곡면가공의 절삭력 예측에 관한 연구)

  • 박희덕;양민양
    • Transactions of the Korean Society of Mechanical Engineers
    • /
    • v.13 no.3
    • /
    • pp.433-442
    • /
    • 1989
  • Owing to the development of CNC machine tools and automatic programing software, the milling process with ball-end mill has become the most widely used process where three-dimensional precision machining is important. In this study, the ball-end milling process has been analyzed and a cutting force model has been developed to predict the cutting force acting on the ball-end mill on given machining conditions. The development of the model is based on the analysis of geometry of a ball-end mill an the oblique cutting process. The cutting edges of ball-end mills are considered as a series of infinitesimal elements and the geometry of the cutting edge element each cutting edge element is straight. The oblique cutting process in the small cutting edge element has been analyzed as orthogonal cutting process in the plane containing the cutting velocity vector and chip-flow vector. Hence, with the orthogonal cutting data obtained from orthogonal turning test, the cutting forces can be predicted through the model. The predicted cutting forces has shown a fairly good agreement with the test results in various plane cutting conditions.

A Design of Correlator with the PBS Architecture in Binary CDMA System (Binary CDMA 시스템에서 PBS 구조를 가지는 코릴레이터 설계)

  • Lee, Seon-Keun;Jeong, Woo-Yeol
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.3 no.3
    • /
    • pp.177-182
    • /
    • 2008
  • Because output of multi-code CDMA system adapted high speed data transmission becoming multi-level system use linear amplifier in output stage and complex output signal. Therefore, Multi-Code CDMA system has shortcoming of high price, high complexity etc. Binary CDMA technology that allow fetters in existing CDMA technology to supplement this shortcoming proposed. In binary CDMA system When correlator process high speed data, bottle-neck phenomenon is happened on synchronization acquisition process, it is very important parameter. Because existent correlator must there be advantage that power consumption is small but flow addition of several stages to receive correlation's value, the processing speed has disadvantage because the operation amount is much. Therefore in this paper, proposed correlator has characteristic such as data is able to high speed processing, chip area is independent and power consumption is constant in structure in binary CDMA system.

  • PDF

Inductively Coupled Plasma Etching of GST Thin Films in $Cl_2$/Ar Chemistry ($Cl_2$/Ar 분위기에서 GST 박막의 ICP 에칭)

  • Yoo, Kum-Pyo;Park, Eun-Jin;Kim, Man-Su;Yi, Seung-Hwan;Kwon, Kwang-Ho;Min, Nam-Ki
    • Proceedings of the KIEE Conference
    • /
    • 2006.07c
    • /
    • pp.1438-1439
    • /
    • 2006
  • $Ge_{2}Sb_{2}Te_5$(GST) thin film at present is a promising candidate for a phase change random access memory (PCRAM) based on the difference in resistivity between the crystalline and amorphous phase. PCRAM is an easy to manufacture, low cost storage technology with a high storage density. Therefore today several major chip in manufacturers are investigating this data storage technique. Recently, A. Pirovano et al. showed that PCRAM can be safely scaled down to the 65 nm technology node. G. T Jeonget al. suggested that physical limit of PRAM scaling will be around 10 nm node. Etching process of GST thin ra films below 100 nm range becomes more challenging. However, not much information is available in this area. In this work, we report on a parametric study of ICP etching of GST thin films in $Cl_2$/Ar chemistry. The etching characteristics of $Ge_{2}Sb_{2}Te_5$ thin films were investigated using an inductively coupled plasma (ICP) of $Cl_2$/Ar gas mixture. The etch rate of the GST films increased with increasing $Cl_2$ flow rate, source and bias powers, and pressure. The selectivity of GST over the $SiO_2$ films was higher than 10:1. X-ray photoelectron spectroscopy(XPS) was performed to examine the chemical species present in the etched surface of GST thin films. XPS results showed that the etch rate-determining element among the Ge, Sb, and Te was Te in the $Cl_2$/Ar plasma.

  • PDF

A portable surface plasmon resonance sensor system for detection of C-reactive protein using SAM with dimer structure (소형 표면 플라즈몬 공명 센서와 이합체 구조를 가진 SAM을 이용한 CRP 검출)

  • Sin, Eun-Jung;Joung, Eun-Jung;Jo, Jin-Hee;Hwang, Dong-Hwan;Sohn, Young-Soo
    • Journal of Sensor Science and Technology
    • /
    • v.19 no.6
    • /
    • pp.456-461
    • /
    • 2010
  • The detection of C-reactive protein(CRP) using self-assembled monolayer(SAM) was investigated by a portable surface plasmon resonance(SPR) sensor system. The CRP is a biomarker for the possible cardiovascular disease. The SAM was formed on gold(Au) surface to anchor the monoclonal antibody of CRP(anti-CRP) for detection of CRP. Sequence injection of the anti-CRP and bovine serum albumin(BSA) into the sensor system has been carried out immobilize the antibody and to prevent non-specific binding. The portable SPR system has two flow channels: one for the sample measurements and the other for the reference. The output SPR signal was increased with the injection of the anti-CRP, BSA and CRP due to binding of the proteins on the sensor chip. The valid output SPR signals was linearly related to the critical range of the CRP concentration. The experimental results showed the feasibility of the portable SPR system with newly developed SAM to diagnose a risk of the future cardiovascular events.

Analysis of Tensor Processing Unit and Simulation Using Python (텐서 처리부의 분석 및 파이썬을 이용한 모의실행)

  • Lee, Jongbok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.19 no.3
    • /
    • pp.165-171
    • /
    • 2019
  • The study of the computer architecture has shown that major improvements in price-to-energy performance stems from domain-specific hardware development. This paper analyzes the tensor processing unit (TPU) ASIC which can accelerate the reasoning of the artificial neural network (NN). The core device of the TPU is a MAC matrix multiplier capable of high-speed operation and software-managed on-chip memory. The execution model of the TPU can meet the reaction time requirements of the artificial neural network better than the existing CPU and the GPU execution models, with the small area and the low power consumption even though it has many MAC and large memory. Utilizing the TPU for the tensor flow benchmark framework, it can achieve higher performance and better power efficiency than the CPU or CPU. In this paper, we analyze TPU, simulate the Python modeled OpenTPU, and synthesize the matrix multiplication unit, which is the key hardware.

An Assessment on the Behavior of Nitrogenous Materials during the First High-rate Phase in Composting Process (퇴비화 공정의 1차 발효단계에서 질소성 물질의 거동 평가)

  • Jeong, Yeon-Koo;Kim, Jin-Soo
    • Journal of the Korea Organic Resources Recycling Association
    • /
    • v.8 no.3
    • /
    • pp.81-88
    • /
    • 2000
  • Composting of N-rich wastes such as food waste and wastewater sludges can be associated loss of with substantial gaseous N, which means loss of an essential plant nutrient but may also lead to environmental pollution. We investigated the behavior of nitrogenous materials during the first high-rate phase in composting of food waste. Air dried food waste was mixed with shredded waste paper or wood chip and reacted in a bench scale composting reactor. Samples were analyzed for pH, ammonia, oxidized nitrogen and organic nitrogen. The volatilized ammonia nitrogen was also analyzed using sulfuric acid as an absorbent solution. Initial progress of composting reaction greatly influenced the ammonification of organic nitrogen. A well-balanced composting reaction with an addition of active compost as an inoculum resulted in the promoted mineralization of organic nitrogen and volatilization of ammonia. The prolongation of initial low pH period delayed the production of ammonia. It was also found that nitrogen loss was highly dependent on the air flow supplied. With an increase in input air flow, the loss of nitrogen as an ammonia also increased, resulted in substantial reduction of ammonia content in compost. The conversion ratio of initial nitrogen into ammonia was in the range of 28 to 38% and about 77~94% of the ammonia produced was escaped as a gas. Material balance on the nitrogenous materials was demonstrated to provide an information of importance on the behavior of nitrogen in composting reaction.

  • PDF

Development of a New Commercial Grain Cooler (곡물냉각기의 개발)

  • 김동철;김의웅;금동혁;한종규
    • Food Science and Preservation
    • /
    • v.11 no.2
    • /
    • pp.250-256
    • /
    • 2004
  • The objectives of this study were to develop a new commercial grain cooler suited to domestic weather and post-harvesting conditions for paddy, and to evaluate the performance. A prototype grain cooler capable of cooling paddy of 200 tons within 24 hours was developed. The grain cooler was designed to control the refrigeration capacity from 0 to 100% by controlling the capacity of compressor with unloading solenoid valve and by changing the flow rates of hot refrigerant gas flowing into reheater and evaporator from compressor. And a controller with one chip microprocessor was developed to control temperature and relative humidity of cooling air. The maximum cooling capacity of the grain cooler was 35,284㎉/hr at condensing/evaporating pressure of 16.5/3.6 kgf/$\textrm{cm}^2$. Maximum flow rate of cooling air was 120 ㎥/min at static pressure of 279 mmAq. The total maximum required power was 22.8㎾, and total required energy was saved from 26.7 to 33.3% of maximum power depending on operating conditions. The coefficient of performance of refrigeration devices and total coefficient of performance of the grain cooler were 4.71 and 1.8, respectively.

Effects of Film Stack Structure and Peeling Rate on the Peel Strength of Screen-printed Ag/Polyimide (박막 적층 구조 및 필링 속도가 스크린 프린팅 Ag/Polyimide 사이의 필 강도에 미치는 영향)

  • Lee, Hyeonchul;Bae, Byeong-Hyun;Son, Kirak;Kim, Gahui;Park, Young-Bae
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.29 no.2
    • /
    • pp.59-64
    • /
    • 2022
  • Effects of film stack structure and peeling rate on the peel strength of screen-printed (SP) Ag/polyimide (PI) systems were investigated by a 90° peel test. When PI film was peeled at PI/SP-Ag and PI/SP-Ag/electroplated (EP) Cu structures, the peel strength was nearly constant regardless of the peeling rate. When EP Cu was peeled at EP Cu/SP-Ag/PI structure, the peel strength continuously increased as peeling rate increased. Considering uniaxial tensile test results of EP Cu/SP-Ag film with respect to loading rate, the increase of 90° plastic bending energy and peel strength was attributed to increased flow stress and toughness. On the other hand, viscoelastic PI film showed little variation of flow stress and toughness with respect to loading rate, which was assumed to result in nearly constant 90° plastic bending energy and peel strength.

Design of a Bit-Serial Divider in GF(2$^{m}$ ) for Elliptic Curve Cryptosystem (타원곡선 암호시스템을 위한 GF(2$^{m}$ )상의 비트-시리얼 나눗셈기 설계)

  • 김창훈;홍춘표;김남식;권순학
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.12C
    • /
    • pp.1288-1298
    • /
    • 2002
  • To implement elliptic curve cryptosystem in GF(2$\^$m/) at high speed, a fast divider is required. Although bit-parallel architecture is well suited for high speed division operations, elliptic curve cryptosystem requires large m(at least 163) to support a sufficient security. In other words, since the bit-parallel architecture has an area complexity of 0(m$\^$m/), it is not suited for this application. In this paper, we propose a new serial-in serial-out systolic array for computing division operations in GF(2$\^$m/) using the standard basis representation. Based on a modified version of tile binary extended greatest common divisor algorithm, we obtain a new data dependence graph and design an efficient bit-serial systolic divider. The proposed divider has 0(m) time complexity and 0(m) area complexity. If input data come in continuously, the proposed divider can produce division results at a rate of one per m clock cycles, after an initial delay of 5m-2 cycles. Analysis shows that the proposed divider provides a significant reduction in both chip area and computational delay time compared to previously proposed systolic dividers with the same I/O format. Since the proposed divider can perform division operations at high speed with the reduced chip area, it is well suited for division circuit of elliptic curve cryptosystem. Furthermore, since the proposed architecture does not restrict the choice of irreducible polynomial, and has a unidirectional data flow and regularity, it provides a high flexibility and scalability with respect to the field size m.