• Journal of Sensor Science and Technology
• /
• v.14 no.1
• /
• pp.28-32
• /
• 2005

In this paper, a CMOS integrated detection circuit for capacitive type fingerprint sensor signal processing is described. We designed a detection circuit of charge-sharing sensing scheme. The proposed detection circuit increases the voltage difference between a ridge and valley. The test chip is composed of $160{\times}192$ array sensing cells (12 by $12.7{\;}mm^{2}$). The chip was fabricated on a 0.35 m standard CMOS process. Measured difference voltage between a ridge and valley was 0.95 V.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.49 no.4
• /
• pp.282-290
• /
• 2000

In this paper, the charge control with the input voltage feedback is proposed for the input series-output series-output parallel connected converter configuration for the high speed train power system application. This control scheme accomplishes the output current sharing for the output-parallel connected modules as well as the input voltage sharing for the input series connected modules for all operating conditions including the transients. It also offers the robustness for the input voltage sharing control according to the component value mismatches among the modules. And this configuration enables the usage of MOSFET for a high voltage system allowing a higher switching frequency for lighter system weight and smaller size. The performance of the proposed scheme is verified through the experimental results.

• Journal of information and communication convergence engineering
• /
• v.6 no.1
• /
• pp.43-46
• /
• 2008

This paper proposes an advanced test circuit for detecting the connectivity between a drum ring of laser printer and PCB. The detection circuit of charge sharing is proposed, which minimizes the influences of internal parasitic capacitances. The test circuit is composed of precharge circuit, analog comparator, level shifter. Its functional operation is verified using $0.6{\mu}m$ 3.3V/40V CMOS process parameter by HSPICE. Access time is100ns. Layout of the drum contact test circuit is $465{\mu}m\;{\times}\;117{\mu}m$.

• Journal of information and communication convergence engineering
• /
• v.10 no.2
• /
• pp.194-199
• /
• 2012

This paper proposes a novel scheme of a gray scale fingerprint image for a high-accuracy capacitive sensor chip. The conventional grayscale image scheme uses a digital-to-analog converter (DAC) of a large-scale layout or charge-pump circuit with high power consumption and complexity by a global clock signal. A modified capacitive detection circuit for the charge sharing scheme is proposed, which uses a down literal circuit (DLC) with a floating-gate metal-oxide semiconductor transistor (FGMOS) based on a neuron model. The detection circuit is designed and simulated in a 3.3 V, 0.35 ${\mu}m$ standard CMOS process. Because the proposed circuit does not need a comparator and peripheral circuits, the pixel layout size can be reduced and the image resolution can be improved.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.201-205
• /
• 1998

In this paper, the charge control with the input voltage feed forward is proposed for the input series-output parallel connected converter configuration for high voltage power conversion applications. This control scheme accomplishes the output current sharing for the output-parallel connected modules as well as the input voltage sharing for the input-series connected modules for all operating conditions including the transients. It also offers the robustness for the component value mismatches among the modules.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2013.05a
• /
• pp.795-797
• /
• 2013

This paper describes a charge sharing capacitive-sensing circuit technique that improves the quality of images captured with fingerprint sensor LSIs. When the finger is dry, the electrical resistance of a finger surface is high. It leads to poor image quality. To capture clear images even when the finger is dry, the modified capacitive detection circuit improves the image quality using an enhancement plate at the finger surface and a voltage control circuit. The test circuit is analyzed on $0.35{\mu}m$ CMOS process.

• Journal of Korean Library and Information Science Society
• /
• v.39 no.1
• /
• pp.5-32
• /
• 2008

The purpose of this study is to investigate the feasibility of establishing the national reciprocal borrowing scheme for academic libraries in Korea. The national or regional borrowing schemes could be operated to further the resource sharing among academic libraries as an alternative or supplement to ILL. In this research, the characteristics of those borrowing schemes in other countries are discussed, and some strategic plans, including the organization in charge and the operating principles, are suggested for the national borrowing scheme in Korea.

• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.11 no.4
• /
• pp.63-69
• /
• 2012

This paper describes novel scheme of a gray scale capacitive fingerprint image for high-accuracy capacitive sensor chip. The typical gray scale image scheme used a DAC of big size layout or charge-pump circuit of non-volatile memory with high power consumption and complexity by a global clock signal. A modified capacitive detection circuit of charge sharing scheme is proposed, which uses DLC(down literal circuit) based on a neuron MOS(vMOS) and analog simple multiplexor. The detection circuit is designed and simulated in 3.3V, $0.35{\mu}m$ standard CMOS process. Because the proposed circuit does not need a comparator and peripheral circuits, a pixel layout size can be reduced and the image resolution can be improved.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.15 no.6
• /
• pp.1343-1348
• /
• 2011

A modified capacitive detection circuit of charge sharing scheme is proposed, which reduces the static power dissipation and increases the voltage difference between a ridge and valley more than a conventional circuit. The detection circuit is designed and simulated in 3.3V, $0.35{\mu}m$ standard CMOS process, 40MHz condition. The result shows about 47% power dissipation reduction and 90% improvement of difference between a ridge and valley sensing voltage. The proposed circuit is layout without area increasing of a one pixel.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.26 no.4
• /
• pp.249-255
• /
• 2021

A novel current balancing technique for multichannel light-emitting diode (LED) that uses a series resonance and coupled inductor is proposed in this paper. The proposed LED driver balances output currents through frequency control and enables zero-voltage switching. The proposed converter utilizes the charge balance condition of the resonant capacitor and the current sharing function of the coupled inductor to achieve whole LED current balancing without an additional controller. The proposed coupled inductor can integrate the current balancing function and the resonant inductor, so the power density can be increased by reducing the number of magnetic devices. A 40 W prototype is built to verify the validity of this LED driver, and the experimental results are successfully obtained.