• Title/Summary/Keyword: Charge Pump

Search Result 296, Processing Time 0.023 seconds

A Power Management Unit for Solar Energy Harvesting (빛 에너지 하베스팅을 위한 전력관리회로)

  • Yoon, Eun-Jung;Hwang, In-Ho;Park, Jong-Tae;Yu, Chong-Gun
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.10a
    • /
    • pp.267-271
    • /
    • 2012
  • In this paper a power management unit for solar energy harvesting is proposed. If solar energy is sufficient, Power Management Unit(PMU) directly supplies load with solar energy. By contrast, if solar energy is insufficient to operate sensor nodes, voltage booster(VB) boosts the solar cell's output voltage, and then PMU supplies load with the harvested energy. The designed circuit had been fabricated using a 018um CMOS process. In the first case, the PMU supplies load with more energy than in the second case. In the second case where a VB is used, the PMU operates to supply load with solar energy even when illumination is low and minimum solar cells with very low output voltage are used.

  • PDF

Study on the Performance Characteristics of the Roof Mounted Electrical Air Conditioning System Using Inverter Scroll Compressor (인버터 스크롤 압축기를 적용한 루프형 전동공조시스템의 냉방성능특성에 관한 연구)

  • Lee, Moo-Yeon;Won, Jong-Phil;Lee, Dong-Yeon;Cho, Chung-Won
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.12 no.10
    • /
    • pp.4308-4313
    • /
    • 2011
  • The objective of this study is to investigate the cooling performance of the roof mounted air-conditioning system using electric driven scroll compressor for zero emission vehicles. This air conditioner with air source was used R-134a as a refrigerant and tested under various operating conditions such as refrigerant charge amount and indoor temperature, and compressor frequencies. Experimental results revealed that at all tested compressor frequencies, heat transfer rate of the evaporator increased and the cooling COP increased with the indoor temperature. In addition, the heat transfer rate of the evaporator was over 25.0kW sufficient for the cooling loads of an electric bus.

Design of a CMOS PLL with a Current Pumping Algorithm for Clock Syncronization (전류펌핑 알고리즘을 이용한 클락 동기용 CMOS PLL 설계)

  • 성혁준;윤광섭;강진구
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.1B
    • /
    • pp.183-192
    • /
    • 2000
  • In this paper, the dual looped CMOS PLL with 3-250MHz input locking range at a single 13.3V is designed. This paper proposed a new PLL architecture with a current pumping algorithm to improve voltage-to-frequencylinearity of VCO(Voltage Controlled Oscillator). The designed VCO operates at a wide frequency range of75.8MHz-lGHz with a high linearity. Also, PFD(Phase frequency Detector) circuit preventing voltage fluctuation of the charge pump with loop filter circuit under the locked condition is designed. The simulation results of the PLL using 0.6 um N-well single poly triple metal CMOS technology illustrate a locking time of 3.5 us, a power dissipation of 92mW at 1GHz operating frequency with 125MHz of input frequency. Measured results show that the phase noise of VCO with V-I converter is -100.3dBc/Hz at a 100kHz offset frequency.

  • PDF

Design of A Clock-and-Data Recovery Circuit for Detection and Reconstruction of Broadband Multi-rate Optical Signals (다중속도의 광신호 추출 및 클락-데이터 복원회로 설계)

  • Kim, Kang-Wook
    • Journal of Sensor Science and Technology
    • /
    • v.12 no.4
    • /
    • pp.191-197
    • /
    • 2003
  • Due to explosive increase of internet usage, broadband data transmission using optical fibers is broadly used. In order to decrease distortion during long distance transmission, the optical signal need to be restored, typically, by converting the optical signal into the electrical signal. The optical signal is converted into the electrical signal using a photo-diode, and then a clock-and-recovery (CDR) circuit is used to recover the clock and retime the data. In this study, a clock-and-data recovery circuit has been designed using a standard 1.8 V $0.18\;{\mu}m$ CMOS process. With this CDR circuit, the improved phase detector and charge pump have been utilized. Also, by using a ring oscillator, the CDR circuit can recover clock and data from broadband multi-rate data ranging between 750 Mb/s and 2.85 Gb/s.

Model Based Hardware In the Loop Simulation of Thermal Management System for Performance Analysis of Proton Exchange Membrane Fuel Cell (고분자전해질 연료전지 특성 해석을 위한 열관리 계통 모델 기반 HILS 기초 연구)

  • Yun, Jin-Won;Han, Jae-Young;Kim, Kyung-Taek;Yu, Sang-Seok
    • Transactions of the Korean hydrogen and new energy society
    • /
    • v.23 no.4
    • /
    • pp.323-329
    • /
    • 2012
  • A thermal management system of a proton exchange membrane fuel cell is taken charge of controlling the temperature of fuel cell stack by rejection of electrochemically reacted heat. Two major components of thermal management system are heat exchanger and pump which determines required amount of heat. Since the performance and durability of PEMFC system is sensitive to the operating temperature and temperature distribution inside the stack, it is necessary to control the thermal management system properly under guidance of operating strategy. The control study of the thermal management system is able to be boosted up with hardware in the loop simulation which directly connects the plant simulation with real hardware components. In this study, the plant simulation of fuel cell stack has been developed and the simulation model is connected with virtual data acquisition system. And HIL simulator has been developed to control the coolant supply system for the study of PEMFC thermal management system. The virtual data acquisition system and the HIL simulator are developed under LabVIEWTM Platform and the Simulation interface toolkit integrates the fuel cell plant simulator with the virtual DAQ display and HIL simulator.

A Solar Energy Harvesting Circuit with Low-Cost MPPT Control for Low Duty-Cycled Sensor Nodes. (낮은 듀티 동작의 센서 노드를 위한 저비용 MPPT 제어기능을 갖는 빛에너지 하베스팅 회로)

  • Yoon, Eun-Jung;Yang, Min-Jae;Yu, Chong-Gun
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2015.10a
    • /
    • pp.397-400
    • /
    • 2015
  • In this paper a solar energy harvesting system with low-cost MPPT control for low duty-cycled sensor nodes is proposed. The targeted applications are environment, structure monitoring sensor nodes that are not required successively to operate, and MPPT(Maximum Power point Tracking) control using simple circuits is low-cost differently than existing MPPT control. The proposed MPPT control is implemented using linear relationship between the open-circuit voltage of a solar cell. The designed MPPT circuit traces the maximum power point by sampling periodically the open circuit voltage of the solar cell and delivers the maximum available power to the load. The proposed circuit is designed in 0.35um CMOS process. The designed chip area is $975um{\times}1025um$ including pads. Measured results show that the designed system can track the MPP voltage by sampling periodically the open circuit voltage of solar cell.

  • PDF

An Active Voltage Doubling Rectifier with Unbalanced-Biased Comparators for Piezoelectric Energy Harvesters

  • Liu, Lianxi;Mu, Junchao;Yuan, Wenzhi;Tu, Wei;Zhu, Zhangming;Yang, Yintang
    • Journal of Power Electronics
    • /
    • v.16 no.3
    • /
    • pp.1226-1235
    • /
    • 2016
  • For wearable health monitoring systems, a fundamental problem is the limited space for storing energy, which can be translated into a short operational life. In this paper, a highly efficient active voltage doubling rectifier with a wide input range for micro-piezoelectric energy harvesting systems is proposed. To obtain a higher output voltage, the Dickson charge pump topology is chosen in this design. By replacing the passive diodes with unbalanced-biased comparator-controlled active counterparts, the proposed rectifier minimizes the voltage losses along the conduction path and solves the reverse leakage problem caused by conventional comparator-controlled active diodes. To improve the rectifier input voltage sensitivity and decrease the minimum operational input voltage, two low power common-gate comparators are introduced in the proposed design. To keep the comparator from oscillating, a positive feedback loop formed by the capacitor C is added to it. Based on the SMIC 0.18-μm standard CMOS process, the proposed rectifier is simulated and implemented. The area of the whole chip is 0.91×0.97 mm2, while the rectifier core occupies only 13% of this area. The measured results show that the proposed rectifier can operate properly with input amplitudes ranging from 0.2 to 1.0V and with frequencies ranging from 20 to 3000 Hz. The proposed rectifier can achieve a 92.5% power conversion efficiency (PCE) with input amplitudes equal to 0.6 V at 200 Hz. The voltage conversion efficiency (VCE) is around 93% for input amplitudes greater than 0.3 V and load resistances larger than 20kΩ.

Design of digital clock level translator with 50% duty ratio from small sinusoidal input (작은 정현파입력의 50% Duty Ratio 디지털 클럭레벨 변환기 설계)

  • Park, Mun-Yang;Lee, Jong-Ryul;Kim, Ook;Song, Won-Chul;Kim, Kyung-Soo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.8
    • /
    • pp.2064-2071
    • /
    • 1998
  • A new digital clock level translator has been designed in order to produce a clock source of the internal logic circuits. The translator output has 50% duty ratio from small sinusoidal input such as TCXO which oscillates itself in poratable components. The circuit consists of positive and negative comparators, RS latch, charge pump, and reference vol- tage generator. It detects pulse width of the output waveform and feedbacks the control signal to the input com-parator. It detects pulse width of the output waveform and feedbacks the control signal to the input com-parator reference, producing output waveform with valid 50% duty ratio of the digital signal level. The designed level translator can be used as a sampling clock source of ADC, PLL and the colck source of the clock synthesizer. The circuit wasdesigned in a 0.8.mu.m analog CMOS technology with double metal, double poly, and BSIM3 circuit simulation model. From our experimental results, a stable operating characteristics of 50 +3% duty ratio was obtained from the sinusoidal input wave of 370 mV.

  • PDF

A Thermoelectric Energy Harvesting Circuit For a Wearable Application

  • Pham, Khoa Van;Truong, Son Ngoc;Yang, Wonsun;Min, Kyeong-Sik
    • Journal of IKEEE
    • /
    • v.21 no.1
    • /
    • pp.66-69
    • /
    • 2017
  • In recent year, energy harvesting technologies from the ambient environments such as light, motion, wireless waves, and temperature again a lot of attraction form research community [1-5] due to its efficient solution in order to substitute for conventional power delivery methods, especially in wearable together with on-body applications. The drawbacks of battery-powered characteristic used in commodity applications lead to self-powered, long-lifetime circuit design. Thermoelectric generator, a solid-state sensor, is useful compared to the harvesting devices in order to enable self-sustained low-power applications. TEG based on the Seebeck effect is utilized to transfer thermal energy which is available with a temperature gradient into useful electrical energy. Depending on the temperature difference between two sides, amount of output power will be proportionally delivered. In this work, we illustrated a low-input voltage energy harvesting circuit applied discontinuous conduction mode (DCM) method for getting an adequate amount of energy from thermoelectric generator (TEG) for a specific wearable application. With a small temperature gradient harvested from human skin, the input voltage from the transducer is as low as 60mV, the proposed circuit, fabricated in a $0.6{\mu}m$ CMOS process, is capable of generating a regulated output voltage of 4.2V with an output power reaching to $40{\mu}W$. The proposed circuit is useful for powering energy to battery-less systems, such as wearable application devices.

A Evaluation on the Field Application of High Strength Concrete for CFT Column (고강도 CFT용 콘크리트의 현장적용성 평가 및 장기거동 예측)

  • Park, Je Young;Chung, Kyung Soo;Kim, Woo Jae;Lee, Jong In;Kim, Yong Min
    • Journal of the Korea Concrete Institute
    • /
    • v.26 no.6
    • /
    • pp.707-714
    • /
    • 2014
  • CFT (Concrete-Filled Tube) is a type of steel column comprised of steel tube and concrete. Steel tube holds concrete and the concrete inside tube takes charge of compressive load. This study presents structural performance of the CFT column which has 73~100 MPa high strength concrete inside. Fluidity, mechanical compression, pump pressure test in flexible pipe were conducted for understanding properties of the high strength concrete. Material properties were achieved by various experimental tests, such as slump, slump flow, air content, U-box, O-Lot, L-flow. In addition, mock-up tests were conducted to monitor concrete filling, hydration heat, compressive strength. From construction sites in Sang-am dong and University of Seo-kang, long-term behaviors could be effectively predicted in terms of ACI 209 material model considering elastic deformation, shrinkage and creep.