• Proceedings of the Materials Research Society of Korea Conference
• /
• 2012.05a
• /
• pp.77.1-77.1
• /
• 2012

Zn 기반 산화물 반도체는 기존의 비정질 Si에 비해 저온공정에도 불구하고 높은 이동도, 투명하다는 장점으로 인해 차세대 디스플레이용 백플레인 소자로 주목받고 있다. 산화물 트랜지스터는 우수한 소자특성을 보여주고 있지만, 온도, 빛, 그리고 게이트 바이어스 스트레스에 의한 문턱전압의 불안정성이 문제의 문제를 해결해야한다. 산화물 반도체의 문턱전압의 불안정성은 유전체와 채널층의 계면 혹은 채널에서의 charge trap, photo-generated carrier, ads-/desorption of molecular 등의 원인으로 보고되고 있어, 고신뢰성의 산화물 채널층을 성장하기 위한 노력이 이루어지고 있다. 최근, 산화물 트랜지스터의 다양한 조건에서의 문턱전압의 불안정성을 해결하기 위해 산화물의 주된 결함으로 일컬어지고 있는 산소결핍을 억제하기 위해 성장공정의 제어 그리고, 산소와의 높은 binding energy를 같은 Al, Hf, Si 등과 같은 원소를 첨가하여 향상된 소자의 특성이 보고되고 있지만, 줄어든 산소공공으로 인해 이동도가 저하되는 문제점이 야기되고 있다. 이러한 문제점을 해결하기 위해, 최근에는 Buried layer의 삽입 혹은 bi-channel 등과 같은 방안들이 제안되고 있다. 본 연구는 atomic layer deposition을 이용하여 AZO bureid layer가 적용된 ZnO 트랜지스터의 특성과 안정성에 대한 연구를 하였다. 다결정 ZnO 채널은 유전체와의 계면에 많은 interface trap density로 인해 positive gate bias stress에 의한 문턱전압의 불안정성을 보였지만, AZO층이 적용된 ZnO 트랜지스터는 줄어든 interface trap density로 인해 향산된 stability를 보였다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.21 no.6
• /
• pp.1398-1415
• /
• 1996

Instead of using three charge-coupled devices (CCDs) for the corresponding color channels, most consumer's most consummer's color macmorders reconstruct color images by using only one CCD with a color filter array (CFA), which periodically samples different color signals. By this reson the resulting image cannot produce the full resolution of the input image. More sepecifically, a single-CCD color camcorder reconstructs red, greed, and blue color channels from a color filter array followed by a CCD. During the reconstruction process, color cross-talk among channels (interchannel distortion) and eriodically space-verying blur (intrachannel distortion) occur. The proposed restoration system reduces distortions due to interchannel interference, and then restores each color channel by removing the corresponding intrachannel distortion. Experimental results show that the proposedsystem provides the improved image in oth objective and subjective senses. A major advantage of the proposed system is feasible to real-time image improvement because it can be implemented by a finite impulse response (FIR) filter structure.

• ETRI Journal
• /
• v.33 no.6
• /
• pp.887-896
• /
• 2011

We investigated the effects of a gate dielectric and its solvent on the characteristics of top-gated organic field-effect transistors (OFETs). Despite the rough top surface of the inkjet-printed active features, the charge transport in an OFET is still favorable, with no significant degradation in performance. Moreover, the characteristics of the OFETs showed a strong dependency on the gate dielectrics used and its orthogonal solvents. Poly(3-hexylthiophene) OFETs with a poly(methyl methacrylate) dielectric showed typical p-type OFET characteristics. The selection of gate dielectric and solvent is very important to achieve high-performance organic electronic circuits.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 1994.05a
• /
• pp.116-119
• /
• 1994

The characteristics of the Si-SiO$_2$ interface and the degradation in the short channel(L${\times}$W=1.7$\mu\textrm{m}$${\times}$15$\mu\textrm{m}$) SONOSFET nonvolatile memory devices, fabricated on the basis of the existing n-well CMOS processing technology for 1 Mbit DRAM with the 1.2$\mu\textrm{m}$ m design rule, were investigated using the charge pumping method. The SONOSFET memories have the tripple insulated-gate consisting of 30${\AA}$ tunneling oxide 205${\AA}$ nitride and 65${\AA}$ blocking oxide, The acceleration method which square voltage pulses of t$\_$p/=10msec, Vw=+19V and V$\_$E/=-22V continue to be alternatly applied to gale, was used to investigate the degradation of SONOSFET memories with the write/erase cycle. The degradation characteristics were ascertained by observing the change in the energy and spatial distributions of the interface trap density.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2000.07a
• /
• pp.751-754
• /
• 2000

When charge-trap SONOS cells are used flash memory, the tunneling program/erase condition to minimize the generation of interface traps was investigated. SONOSFET NVSM cells were fabricated using 0.35$\mu\textrm{m}$ standard memory cell embedded logic process including the ONO cell process. based on retrograde twin-well, single-poly, single metal CMOS process. The thickness of ONO triple-dielectric for memory cell is tunnel oxide of 24${\AA}$, nitride of 74 ${\AA}$, blocking oxide of 25 ${\AA}$, respectively. The program mode(Vg: 7,8,9 V, Vs/Vd: -3 V, Vb: floating) and the erase mode(Vg: -4,-5,-6 V, Vs/Vd: floating, Vb: 3V) by modified Fowler-Nordheim(MFN) tunneling were used. The proposed programming condition for the flash memory of SONOSFET NVSM cells showed less degradation($\Delta$Vth, S, Gm) characteristics than channel MFN tunneling operation. Also the program inhibit conditions of unselected cell for separated source lines NOR-tyupe flash memory application were investigated. we demonstrated that the program disturb phenomenon did not occur at source/drain voltage of 1 V∼4 V and gate voltage of 0 V∼4.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.27 no.12
• /
• pp.792-796
• /
• 2014

In this paper, we investigated the hot carrier reliability of two kinds of device with low threshold voltage (LVT) and regular threshold voltage (RVT) in 65 nm CMOS technology. Contrary to the previous report that devices beyond $0.18{\mu}m$ CMOS technology is dominated by channel hot carrier(CHC) stress rather than drain avalanche hot carrier(DAHC) stress, both of LVT and RVT devices showed that their degradation is dominated by DAHC stress. It is also shown that in case of LVT devices, contribution of interface trap generation to the device degradation is greater under DAHC stress than CHC stress, while there is little difference for RVT devices.

• Nuclear Engineering and Technology
• /
• v.50 no.6
• /
• pp.869-876
• /
• 2018

The force of a direct current (DC) electromagnetic pump used to transport liquid lithium was analyzed to optimize its geometrical and electrical parameters by numerical simulation. In a heavy-ion accelerator, which is being developed in Korea, a liquid lithium film is utilized for its high charge-stripping efficiency for heavy ions of uranium. A DC electromagnetic pump with a flow rate of $6cm^3/s$ and a developed pressure of 1.5 MPa at a temperature of $200^{\circ}C$ was required to circulate the liquid lithium to form liquid lithium films. The current and magnetic flux densities in the flow gap, where a $Sm_2Co_{17}$ permanent magnet was used to generate a magnetic field, were analyzed for the electromagnetic force distribution generated in the pump. The pressure developed by the Lorentz force on the electromagnetic force was calculated by considering the electromotive force and hydraulic pressure drop in the narrow flow channel. The opposite force at the end part due to the magnetic flux density in the opposite direction depended on the pump geometrical parameters such as the pump duct length and width that defines the rectangular channels in the nonhomogeneous distributions of the current and magnetic fields.

• Journal of Sensor Science and Technology
• /
• v.31 no.4
• /
• pp.271-277
• /
• 2022

We analyzed the effects of the interface trap on the output characteristics of an inversion mode n-channel GaN Schottky barrier (SB)-MOSFET based on the N_it distribution using TCAD simulation. As interface trap number density (N_it) increased, the threshold voltage increased while the drain current density decreased. Under N_it=5.0×10¹⁰ cm^-2 condition, the threshold voltage was 3.2 V for V_DS=1 V, and the drain current density reduced to 2.4 mA/mm relative to the non-trap condition. Regardless of the N_it distribution type, there was an increase in the subthreshold swing (SS) following an increase in N_it. Under U-shaped N_it distribution, it was confirmed that the SS varied depending on the gate voltage. The interface fixed charge (Q_f) caused an shift in the threshold voltage and increased the off-state current collectively with the surface trap. In summary, GaN SB-MOSFET can be a building block for high power UV optoelectronic circuit provided the surface state is significantly reduced.

• Membrane Journal
• /
• v.27 no.4
• /
• pp.358-366
• /
• 2017

The most important factor in the performances of polymer electrolyte membranes for fuel cells is how fast hydrogen ions can be transported along the water channel formed inside the electrolyte membrane. Since the morphology of the water channel and the diffusivity of the protons are very important factors for the proton transport behavior, various molecular dynamics simulation studies are being carried out to clarify this. The force-field is an important variable parameterizing the movement and interaction of each atom in molecular dynamics simulation. In this study, proton diffusivities of the 3D models of polymer electrolyte membranes were calculated in order to analyze the effects of various types of force-fields on the molecular simulation. It has been found that the charge value determining the non-bonding interaction plays a very important role in the formation of the water channel morphology, and the COMPASS force-field can calculate the accurate proton diffusion behavior. Accordingly, for molecular dynamics simulation of polymer electrolyte membranes, the proper selection of the force-field is very important due to its great effect on the proton diffusion as well as the final molecular structure.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2010.06a
• /
• pp.11-11
• /
• 2010

Thin-film-transistors (TFTs) that can be deposited at low temperature have recently attracted lots of applications such as sensors, solar cell and displays, because of the great flexible electronics and transparent. Transparent and flexible transistors are being required that high mobility and large-area uniformity at low temperature [1]. But, unfortunately most of TFT structures are used to be $SiO_2$ as gate dielectric layer. The $SiO_2$ has disadvantaged that it is required to high driving voltage to achieve the same operating efficiency compared with other high-k materials and its thickness is thicker than high-k materials [2]. To solve this problem, we find lots of high-k materials as $HfO_2$, $ZrO_2$, $SiN_x$, $TiO_2$, $Al_2O_3$. Among the High-k materials, $Al_2O_3$ is one of the outstanding materials due to its properties are high dielectric constant ( ~9 ), relatively low leakage current, wide bandgap ( 8.7 eV ) and good device stability. For the realization of flexible displays, all processes should be performed at very low temperatures, but low temperature $Al_2O_3$ grown by sputtering showed deteriorated electrical performance. Further decrease in growth temperature induces a high density of charge traps in the gate oxide/channel. This study investigated the effect of growth temperatures of ALD grown $Al_2O_3$ layers on the TFT device performance. The ALD deposition showed high conformal and defect-free dielectric layers at low temperature compared with other deposition equipments [2]. After ITO was wet-chemically etched with HCl : $HNO_3$ = 3:1, $Al_2O_3$ layer was deposited by ALD at various growth temperatures or lift-off process. Amorphous InGaZnO channel layers were deposited by rf magnetron sputtering at a working pressure of 3 mTorr and $O_2$/Ar (1/29 sccm). The electrodes were formed with electron-beam evaporated Ti (30 nm) and Au (70 nm) bilayer. The TFT devices were heat-treated in a furnace at $300^{\circ}C$ and nitrogen atmosphere for 1 hour by rapid thermal treatment. The electrical properties of the oxide TFTs were measured using semiconductor parameter analyzer (4145B), and LCR meter.