• Proceedings of the KIPE Conference
• /
• 2003.07a
• /
• pp.235-238
• /
• 2003

Photovoltaic(PV) array, which is generally installed outside, has the possibility to be damaged by high voltage due to lightning. Because the surge characteristics of PV array have not b eon fully Identified yet, there is a very important issue whether PV array should be connected with ground or not. In this paper, a basic model of PV array is provided considering the PV cell's barrier capacitance and ground capacitance for analysis of surge characteristics.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.15 no.6
• /
• pp.685-694
• /
• 2015

In this paper, a new dynamic reference scheme is proposed to improve the read voltage margin better than the previous static reference scheme. The proposed dynamic reference scheme can be helpful in compensating not only the background pattern dependence but also the cell position dependence. The proposed dynamic reference is verified by simulating the CMOS-memristor hybrid circuit using the practical CMOS SPICE and memristor Verilog-A models. In the simulation, the percentage read voltage margin is compared between the previous static reference scheme and the new dynamic reference scheme. Assuming that the critical percentage of read voltage margin is 5%, the memristor array size with the dynamic scheme can be larger by 60%, compared to the array size with the static one. In addition, for the array size of $64{\times}64$, the interconnect resistance in the array with the dynamic scheme can be increased by 30% than the static reference one. For the array size of $128{\times}128$, the interconnect resistance with the proposed scheme can be improved by 38% than the previous static one, allowing more margin on the variation of interconnect resistance.

• Journal of the Optical Society of Korea
• /
• v.19 no.1
• /
• pp.88-94
• /
• 2015

This paper reports the fabrication of a lenticular liquid crystal (LC) lens array with thermally tunable focus and with the function of a convertible lens type, using the surface structure of a UV-curable polymer and a twisted-nematic (TN) LC cell. The TN LC cell makes the LC lenticular lens function as a converging or diverging lens by controlling electrically the polarization of input light. Therefore, the focal lengths for both the converging and diverging lenses, which can be switched from the TN cell, can be tuned by changing the effective refractive index of the LC by Joule heating of the transparent electrode. As a result, the focal length of the lens with the E7 LC was changed continuously from 8.7 to 31.2 mm for the converging lens type and from -9.8 to -14.2 mm for the diverging lens when the temperature was increased from 25 to $56^{\circ}C$.

• Proceedings of the KIEE Conference
• /
• 2008.07a
• /
• pp.1142-1143
• /
• 2008

As well known, the maximum power point tracking (MPPT) is an important role in photovoltaic (PV) power systems. MPPT finds and maintains the operation of PV at the maximum power point when the irradiation and cell-temperature change. In this paper, the studied system includes a PV array, a Buck-Boost DC/DC converter, a DC/AC inverter and it is connected to the three phase power system. The solar array operates as a non-linear voltage source. The P&O algorithm with power feed-back is used to control the operating point of PV array at the maximum power point. The effects of irradiation and cell-temperature on the dynamic responses are also considered.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.4 no.2
• /
• pp.106-109
• /
• 2004

A high-density 3-transistor cell one-time programmable (OTP) ROM array using standard CMOS Gate-Oxide antifuse (AF) is proposed, fabricated, and characterized with $0.18{\mu}m$ CMOS process. The proposed non-volatile high-density OTP ROM is composed of an array of 3-T OTP cells with the 3-T consisting of an nMOS AF, a high voltage (HV) blocking transistor, and a cell access transistor, all compatible with standard CMOS technology.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.23 no.1
• /
• pp.72-79
• /
• 2013

In the paper, a pattern analysis to decide whether the 1st local peak power point near open circuit voltage is the global peak power point or not, in case that the voltage and current at the 1st local peak power point are in a specific range, for Maximum Power Point Tracking on the photo voltaic power conversion system. When a solar cell panel array is shaded partially, multi-local peak power points can occur. That makes it hard to search the global peak power point. Through Tableau analysis using by piecewise linear solar cell model, V-I characteristic of a solar cell panel array circuit when partial shading problem happens, is simulated. The global peak power and the local peak power points is confirmed by simulations. Voltage and current values and patterns of V-I characteristic are analyzed. The generating efficiency of the solar cell panel array is improved, when the solar cell panel array circuit is operated at the power point estimated by setting up specific range.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2012.05a
• /
• pp.202-206
• /
• 2012

In this paper, we proposed on the direction of self-repairing mimicking the cell on the digital system design. Three-dimensional array of cells rather than using the original structure of FPGA, an array of blocks for efficient error detection methods were investigated. With a certain regularity, so the design method in detail by dividing the full array. The digital circuits can be detected fault location easily and quickly.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.16 no.6
• /
• pp.1306-1311
• /
• 2012

In this paper, we proposed on the direction of self-repairing mimicking the cell on the digital system design. Three-dimensional array of cells rather than using the original structure of FPGA, an array of blocks for efficient error detection methods were investigated. With a certain regularity, so the design method in detail by dividing the full array. The digital circuits can be detected fault location easily and quickly.

• Journal of Biomedical Engineering Research
• /
• v.30 no.2
• /
• pp.103-112
• /
• 2009

Neuron-on-a-Chip technology is based on advanced neuronal culture technique, surface micropatterning, microelectrode array technology, and multi-dimensional data analysis techniques. The combination of these techniques allowed us to design and analyze live biological neural networks in vitro using real neurons. In this review article, two underlying technologies are reviewed: Microelectrode array technology and Neuronal patterning technology. There are new opportunities in the fusion of these technologies to apply them in neurobiology, neuroscience, neural prostheses, and cell-based biosensor areas.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.7 no.2
• /
• pp.157-166
• /
• 1996

This paper presents the optimum termination method of a TEM Cell, which utilizes hybrid distributed termination resistor array networks. Current stream on the septum, and on the terminal end of a TEM Cell is analyzed by numerical analysis. By circuit analysis, the optimum resistor array network is designed based on the result of the analysis, which assures efficient power dissipation, and current stream traveling straight and uniform. Thermovision photos were taken for comparing the conventional termination network on which each resistor is arranged at regular intervals, with the suggested optimum termination network on which each resistor is arranged for current distribution. The comparison of the results of thermovision photos shows a good agreement with those obtained by numerical analysis.