• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.48 no.10
• /
• pp.687-692
• /
• 1999

A new technique to measure low level capacitance variations of the gyroscope is proposed and verified by computer simulation. It is based on the new CV(capacitance-voltage) converter circuit biased by dc current source and the peak detector without low pass filter. The CV converter biased by dc current source provides good signal-to-noise ratio and this setup of the detection circuitry without low pass filter makes it possible to provide short settling time, that is, higher speed of measurement and wide operation range if only a few parameters are adjusted. The key parameters that affect the performance of the detection circuitry are illustrated and computer simulation results are presented. The demonstrated detection circuitry shows linear response from 10 fF to 130 fF at 10 kHz and shows good linearity.

• Proceedings of the KSR Conference
• /
• 2008.11b
• /
• pp.321-324
• /
• 2008

Recently, there is an increasing demand for efficient high power/weight auxiliary power supplies for use on high speed traction application. many new conversion techniques have been proposed to reduce the voltage and current stress of switching components, and the switching losses in the traditional pulse width modulation(PWM) converter. Among them, the phase shift full bridge zero voltage switching PWM techniques are thought most desirable for many applications because this topology permits all switching devices to operate under zero voltage switching(ZVS) by using circuit parasitic components such as leakage inductance of high frequency transformer and power device junction capacitance. The proposed topology is found to have higher efficiency than conventional soft-switching converter. Also it is easily applicable to phase shift full bridge converter by applying an energy recovery snubber consisted of fast recovery diodes and capacitors.

• Journal of Power Electronics
• /
• v.17 no.5
• /
• pp.1298-1307
• /
• 2017

The constant on-time current-mode controlled (COT-CMC) switching dc-dc converter is stable, with no subharmonic oscillation in its current loop when a voltage ripple in its outer voltage loop is ignored. However, when its output capacitance is small or its feedback gain is high, subharmonic oscillation may occur in a COT-CMC buck converter with a proportional-integral (PI) compensator. To investigate the subharmonic instability of COT-CMC buck converters with a PI compensator, an accurate reduced-order asynchronous-switching map model of a COT-CMC buck converter with a PI compensator is established. Based on this, the instability behaviors caused by output capacitance and feedback gain are investigated. Furthermore, an approximate instability condition is obtained and design-oriented stability boundaries in different circuit parameter spaces are yielded. The analysis results show that the instability of COT-CMC buck converters with a PI compensator is mainly affected by the output capacitance, output capacitor equivalent series resistance (ESR), feedback gain, current-sensing gain and constant on-time. The study results of this paper are helpful for the circuit parameter design of COT-CMC switching dc-dc converters. Experimental results are provided to verify the analysis results.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2008.10a
• /
• pp.327-331
• /
• 2008

The problems of power factor and harmonics are occurred in converter system which used to SCRs and diodes as power semiconductor devices IGBT was solved that problem, maintain the input line current with sinusoidal wave current of input power source voltage. In this paper, three phase AC to DC boost converter that operates with unity power factor and sinusoidal input currents is presented. The current control of the converter is based on the space vector PWM strategy with fixed switching frequency and the input current tracks the reference current within one sampling time interval. Space vector PWM strategy for current control was materialized as a digital control method. By using this control strategy low ripples in the output voltage, low harmonics in the input current and fast dynamic responses are achieved with a small capacitance in the dc link.

• Journal of Electrical Engineering and Technology
• /
• v.9 no.4
• /
• pp.1296-1308
• /
• 2014

This paper presents a new zero voltage switching (ZVS) converter for medium power and high input voltage applications. Three three-level pulse-width modulation (PWM) circuits with the same power switches are adopted to clamp the voltage stress of MOSFETs at $V_{in}/2$ and to achieve load current sharing. Thus, the current stresses and power ratings of transformers and power semiconductors at the secondary side are reduced. The resonant inductance and resonant capacitance are resonant at the transition interval such that active switches are turned on at ZVS within a wide range of input voltage and load condition. The series-connected transformers are adopted in each three-level circuit. Each transformer can work as an inductor to smooth the output current or a transformer to achieve the electric isolation and power transfer. Thus, no output inductor is needed at the secondary side. Three center-tapped rectifiers connected in parallel are used at the secondary side to achieve load current sharing. Compared with the conventional parallel three-level converters, the proposed converter has less switch counts. Finally, experiments based on a 1.44kW prototype are provided to verify the operation principle of proposed converter.

• Journal of Power Electronics
• /
• v.16 no.5
• /
• pp.1752-1762
• /
• 2016

To achieve higher reliability in the modular multilevel converters (MMC) for HVDC transmission systems, the internal condition of the DC capacitors of the submodules (SM) needs to be monitored regularly. For an online estimation of the SM capacitance, a controlled AC current with double the fundamental frequency is injected into the circulating current loop of the MMC, which results in current and voltage ripples in the SM capacitors. The capacitor currents are calculated from the arm currents and their switching states. By processing these AC voltage and current components with digital filters, their capacitances are estimated by a recursive least square (RLS) algorithm. The validity of the proposed scheme has been verified by simulation results for a 300-MW, 300-kV HVDC system. In addition, its feasibility has been verified by experimental results obtained with a reduced-scale prototype. It has been shown that the estimation errors for both the simulation and experimental tests are 1.32% at maximum.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.17 no.2
• /
• pp.182-189
• /
• 2012

In this paper, the input current and output voltage ripple of the soft switching interleaved boost converter was analyzed. Ripples of input current and output voltage with an interleaved method is analysed and as a result, the facts that it has lower ripple current than conventional interleaved method is verified. it means that a capacity of a main inductor can be reduced. Besides, a low capacitance of capacitor which means high lifetime and confidence can be used because of reducing ripples of output voltage. In order to verify the validity of the proposed converter used 10uF film capacitor, experiment was performed, and the efficiency of the proposed converter was measured with variable load and duty conditions.

• Journal of the Korean Solar Energy Society
• /
• v.30 no.6
• /
• pp.22-27
• /
• 2010

In photovoltaic system, the specifications of solar array is changed as open circuit voltage and short circuit current because of cell temperature and solar radiation. A boost converter of this system connects between output of photovoltaic system and DC link capacitor of grid connected inverter as controlling duty ratio. Therefore to supply stable voltage to the grid, a boost converter is need to keep certain voltage output. Considering the capacitance and the resistance of boost converter, this paper designed proper digital controller.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.4 no.2
• /
• pp.175-183
• /
• 1999

For fast response of the dc output voltage in P\hi1'v1 converter, it is desirable that the relation of power balance of the i input and output terminals is introduced to the system modeling. In this case, controller desi밍1 is not easy since the m model is nonlinear. In this paper, a nonlinear control them${\gamma}$ using input-output feedback linearization is used to solve t the nonlinear problem of the system. By nonlinear control. the voltage transient response can be faster, and it is also p possible to control the output voltage to be constant with smaller output filter capacitance for load disturbance.

• Proceedings of the KIPE Conference
• /
• 2015.07a
• /
• pp.285-286
• /
• 2015

In this letter, a simple control method of the HB LLC converter with one additional switch and capacitor in the primary side is proposed for wide-input-voltage applications with the hold-up time conditions. At nominal input, since the proposed method enables the HB LLC converter to operate with large transformer magnetizing inductance, it can reduce the conduction and switch turn-off losses in the primary side, which makes a high efficiency. On the other hand, during the hold-up time, since the proposed method increases the resonant capacitance by turning on one additional switch, the HB LLC converter can obtain high voltage gain.