• Proceedings of the Korea Society for Simulation Conference
• /
• 2003.11a
• /
• pp.67-74
• /
• 2003

Stream servers are for supplying multimedia stream data to users through the internet such as movies and musics without discontinuation. A typical stream server is designed roughly by considering the characteristics of stream services and by employing processors, memory, PCI bus, Ethernet, TOE and disks. This study focuses on deciding the priority for using resources such as PCI bus, buffer memory and TOE buffer, which have limited capacities in a typical stream server. The simulation study shows that the top priority for using PCI bus for normal streaming services should be given to the operation that sends data from buffer memory to TOE buffer Giving priority for using PCI bus to other operation such as sending data from disks to memory results in deadlock Phenomenon.

• Journal of Aerospace System Engineering
• /
• v.15 no.6
• /
• pp.50-58
• /
• 2021

Byteflight is developed based on RS-485 communication (an international standard), and it can be used as a data bus during the operation of an integrated avionics system in the latest aircraft. Therefore, the integrated avionics system can perform an effective and safe flight mission only when the accurate and seamless display of flight information, communication, and accurate functions of navigation are implemented. In this study, cause analysis and failure investigation were performed on screen abnormalities and communication interruptions due to signal interference in the Byteflight data bus of the integrated avionics system during aircraft operation. To improve signal interference between avionics units, the branch point and wiring path of the Byteflight data bus were changed, and the verification result of the improved method was also described.

• Proceedings of the KIEE Conference
• /
• 2001.07a
• /
• pp.233-236
• /
• 2001

Parallel operation scheme to several transformers is adopted because of the load increase, economic problem, or load shedding. For the transformer's parallel operation, loads proportional to each transformer's capacity must be allotted, and circulation currents must be limited as much as without causing any problem in a real operation. But, both transformers in parallel operation can be tripped when either faults at lower voltage side of a transformer or faults in a bus occurs. Therefore, parallel operation scheme to distribution transformers in Korea is not adopted in a normal state but only when loaded or load-shedded. These are due to the insufficiency of the construction in communication network and AVR scheme. Besides that, those are because bus bar protection scheme to lower voltage side of a transformer is not applied. In spite of enormous initial investment costs, advanced countries take so much account of power system reliability and stable supply that they adopt the parallel operation scheme in a normal state. One of the problems in parallel operation is the overheat of transformers due to the excessive circulation currents. This paper presents the scheme that controls voltages between both transformers using circulation currents that occurs in parallel operation.

• International Journal of Highway Engineering
• /
• v.15 no.5
• /
• pp.135-144
• /
• 2013

PURPOSES : The purpose of this paper is to develop a methodology to estimate level of service of arterial including Exclusive Median Bus Lanes. METHODS : On 6 Exclusive Median Bus Lanes routes in Seoul, bus travel time and number of bus-stop per km were investigated. Also whether or not passing lane exists at bus-stop was checked. Based on the data from sites, bus travel time was estimated according to length of segment, number of bus-stop per km and whether or not passing lane exists at bus-stop. RESULTS : A bus travel time table was developed according to length of segment, number of bus-stop per km and whether or not passing lane exists at bus-stop. After bus travel speed and passenger car travel speed is estimated based on each travel time table and length of segment, two speeds are combined with weighted average speed using traffic volume of each lane group. Then weighted average speed is a measure of effectiveness of arterial including Exclusive Median Bus Lanes. CONCLUSIONS : It can be concluded that the proposed methodology can estimate level of service of arterial including Exclusive Median Bus Lanes considering the operation characteristics of Exclusive Median Bus Lanes.

• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.5 no.1 s.9
• /
• pp.21-30
• /
• 2006

For urban highway network, traffic control strategy paradigm has been shifted from the private auto-oriented to the public transit-oriented. Introduction of exclusive median bus lanes (EMBL) in Seoul, Korea, has especially accelerated such changes in transportation policy and thus highway environment. Left-turning movement treatment at signalized intersections where EMBL pass through has been emerged as one of the rising problems associated with a current signal head with 4-signal lens, the Korea standard. This study proposes a new signal phase operation scheme for signal operation at an isolated intersection where EMBL pass through. The authors propose to use of an exclusive bus signal head indicating right-of-way of transits on EMBL only. Based on it, three different phase operation scheme were developed for left-turn treatments for traffic control with (1) traffic responsive control mode and (2) time-of-day traffic control mode. In addition, methodologies to design and develop signal maps for the proposed signal phase schemes are also developed. The proposed operation can only be possible when additional uses of signal state relay boards are allowed.

• KSCE Journal of Civil and Environmental Engineering Research
• /
• v.38 no.1
• /
• pp.167-174
• /
• 2018

This study attempts to construct a model of optimal headway, focusing on a practical applicability to bus transit operation. Examining the existing bus operation and scheduling plans imposed by Busan City, we found that the plans failed to reasonably take into account such realities as varying traffic and operational conditions. The model is thus developed to derive the hourly optimal headway by routes satisfying the real-world conditions: varying hourly demand and cycle time, applying the model to routes 10 and 27 as examples. To do so, we collect big-dataset generated by smart card system and BIMS (Bus Inforamtion Management System). It is expected that the results of this study wil be a basis for further refined research in this field as well as for preparing practical timetables for bus operation.

• KSCE Journal of Civil and Environmental Engineering Research
• /
• v.30 no.3D
• /
• pp.241-246
• /
• 2010

This study is to estimate the link travel time of road networks in urban areas utilizing traffic information which is collected throughout the operation of Bus Information System (BIS). BIS, which applies the hightech information technology to an existing bus system, has been developing and operating in many bodies including the local self-government entities. However, a study to consider the technology trend is relatively rare. Even though some useful traffic informations have been collected throughout the operation of an existing BIS, which set limits to the development of a future service of integrated analysis. Accordingly, in this study, a fundamental research is performed for traffic controls in urban areas and providing a traffic information for driver throughout the estimation of link travel time of road networks. The study is proceeded throughout the data collected from the operation of BIS (Bus Information System). The result showed that the patterns of going through traffic were divided up to 2 in the bus travel time in BIS then estimate two link travel time.

• Proceedings of the IEEK Conference
• /
• 2001.06b
• /
• pp.345-348
• /
• 2001

In this paper, we present a effective low-power technique which can reduce significantly the switching activity in instruction address bus, pipeline and I-cache. Using this method, named Guarded Operation, we has implemented address register. address bus architecture without complex hardware and designed loop buffer without tag. These architectures reduce 67% of switching activity with little overhead and also increase instruction-fetch performance.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.7 no.1
• /
• pp.157-162
• /
• 2012

Recently, by focusing on the BIS (Bus Information System) which can provide passengers with real -time bus operation information as a method to improve bus transport allotment ratio, the bus information system has been studied for a decade years. Based on such a trend, this paper analyzes the existing bus information system, as the basis of the results obtained, designs an experimental bus information system which is based on a computer, a zigbee communication, several line tracers.

• Proceedings of the KIEE Conference
• /
• 1999.07f
• /
• pp.2515-2517
• /
• 1999

In this paper we analysis DC bus voltage stress at high line voltage and light load in $S^4$-PFC Isolated AC/DC converter with DC bus voltage feedback using coupling in transformer. In this converter, the principle of operation and the practical problems in the design are considered. Simulation and experimental results are presented to verify the operation and performance of the $S^4$-PFC converter with DC bus voltage feedback. Experimental sets are performed in the conditions; switching frequency 100 kHz, output of 5 V, 60W, and universal line input voltage.