• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2011.10a
• /
• pp.411-414
• /
• 2011

This paper describes a tripple-mode DC-DC buck converter with DPSS Fucntion. The DC-DC buck converter operate in PWM(Pulse Width Modulation) mode at moderate to heavy loads(80mA~500mA), in PFM(Pulse Frequency Modulation)at light loads(1mA~80mA), and in LDO(Low Drop Out) mode at the sleep mode(<1mA). In PFM mode DPSS(Dynamic Partial Shutdown Strategy) is also employed to increase the efficiency at light loads. The triple-mode converter can thus achieve high efficiencies over wide load current range. The proposed DC-DC converter is designed in a CMOS 0.18um technology. It has a maximum power efficiency of 97.02% and maximum output current of 500mA. The input and output voltages are 3.3V and 2.5V, respectively. The chip size is $1465um{\times}895um$ including pads.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.7 no.1
• /
• pp.30-40
• /
• 2002

This paper studies the electronic ballast development for 250w MH lamps. We have improved the input power factor using a PFC IC. To provide the rating voltage required In the lamps, we have used the buck type dc-dc converter By this method, the stress of switching devices in inverter can be reduced. The inverter is the Full-Bridge type. To eliminate the acoustic resonance phenomena of MH lamps, we have added the high frequency sinewave voltage to the low frequency square-wave voltage to the lamp. We hove developed the igniter circuit using the L, C devices. We could control dimming of the lamp by varying the output voltage of the buck converter. The time of illuminating lamps and luminous intensity could be adjusted by season and time band. The buck converter output voltage can be controlled and the no load and over current situation were Protected by the development of the microprocessor Program.

• Journal of Power Electronics
• /
• v.19 no.5
• /
• pp.1108-1121
• /
• 2019

The non-inverting buck-boost converter (NIBB) is a step-up and step-down DC-DC converter suitable for wide-input-voltage-range applications. However, when the input voltage is close to the output voltage, the NIBB needs to operate in the buck-boost mode, causing a significant efficiency reduction since all four switches operates in the PWM mode. Considering both the current stress limitation and the efficiency optimization, a novel design methodology for the optimal phase-shift modulation of a NIBB in the buck-boost mode is proposed in this paper. Since the four switches in the NIBB form two bridges, the shifted phase between the two bridges can serve as an extra degree of freedom for performance optimization. With general phase-shift modulation, the analytic current expressions for every duty ratio, shifted phase and input voltage are derived. Then with the two key factors in the NIBB, the converter efficiency and the switch current stress, taken into account, an objective function with constraints is derived. By optimizing the derived objective function over the full input voltage range, an offline design methodology for the optimal modulation scheme is proposed for efficiency optimization on the premise of current stress limitation. Finally, the designed optimal modulation scheme is implemented on a DSPs and the design methodology is verified with experimental results on a 300V-1.5kW NIBB prototype.

• Journal of IKEEE
• /
• v.24 no.4
• /
• pp.1074-1080
• /
• 2020

This paper proposes a digitally controlled buck converter insensitive to process, voltage and temperature and capable of three modes of operation depending on the state of the output voltage. Conventional digital-controlled buck converters utilized A/D converters, counters and delay line circuits for accurate output voltage control, resulting in increasing the number of counter and delay line bits. This problem can be resolved by employing the 8-bit and 16-bit bidirectional shift registers, and this design technique leads a buck converter to be able to control duty ratio up to 128-bit resolution. The proposed buck converter was designed and fabricated with a CMOS 180 nano-meter 1-poly 6-metal process, generating an output voltage of 0.9 to 1.8V with the input voltage range of 2.7V to 3.6V, a ripple voltage of 30mV, and a power efficiency of up to 92.3%. The transient response speed of the proposed circuit was measured to be 4us.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.42 no.4
• /
• pp.864-870
• /
• 2017

This paper describes a Dual Buck Converter with mode control using variable Frequency to Voltage for portable devices requiring wide load current. The inherent problems of PLL compensation and efficiency degradation in light load current that the conventional hysteretic buck converter has faced have been resolved by using the proposed Dual buck converter which include improved PFM Mode not to require compensation. The proposed mode controller can also improve the difficulty of detecting the load change of the mode controller, which is the main circuit of the conventional dual mode buck converter, and the slow mode switching speed. the proposed mode controller has mode switching time of at least 1.5us. The proposed DC-DC buck converter was implemented by using $0.18{\mu}m$ CMOS process and die size was $1.38mm{\times}1.37mm$. The post simulation results with inductor and capacitor including parasitic elements showed that the proposed circuit received the input of 2.7~3.3V and generated output of 1.2V with the output ripple voltage had the PFM mode of 65mV and 16mV at the fixed switching frequency of 2MHz in hysteretic mode under load currents of 1~500mA. The maximum efficiency of the proposed dual-mode buck converter is 95% at 80mA and is more than 85% efficient under load currents of 1~500mA.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2012.10a
• /
• pp.663-664
• /
• 2012

• Proceedings of the KIPE Conference
• /
• 1998.07a
• /
• pp.113-115
• /
• 1998

This paper present a buck-boost PWM inverter and its application for residential system. The PWM power inverter is realized by driving a inverter constructed with a high frequency buck-boost chopper in the discontinuous conduction mode (DCM)

• The Transactions of the Korean Institute of Power Electronics
• /
• v.24 no.6
• /
• pp.396-405
• /
• 2019

Single-phase full-bridge inverters have shoot-through problems. Dead time is an essential way of solving these issues, but it distorts the output voltage and current. Dual-buck inverters are designed to eliminate the abovementioned problems. However, these inverters result in switching power loss and electromagnetic interference due to the diode reverse-recovery problem. Previous studies have suggested reducing the switching power loss from diode reverse-recovery, but their proposed methods have complex circuit configurations and high system costs. To alleviate the switching power loss from diode reverse-recovery, the current work proposes a dual-buck inverter with a coupled inductor. In the structure of the proposed inverter, the current flowing into the original diode is divided into a new diode. Therefore, the switching power loss is reduced, and the efficiency of the proposed inverter is improved. Simulation waveforms and experimental results for a 1.0 kW prototype inverter are discussed to verify the performance of the proposed inverter.

• Journal of Power Electronics
• /
• v.18 no.5
• /
• pp.1501-1512
• /
• 2018

This paper proposes a three-phase three-switch buck-type converter as the MSC of a wind turbine system. Owing to a novel switching modulation scheme that can eliminate the unwanted diode rectifier mode switching state, the proposed system exhibits a satisfying ac voltage and current waveform quality and torque ripple up to the level of a typical current source rectifier even under a wide power factor operating range. The proposed system has been verified through simulations and HILS tests on a PMSG wind turbine model of 5MW/4160V. The proposed converter has been shown to provide a stator current THD of 3.9% and a torque ripple of 1% under the rated power condition. In addition to the inherent advantage of the reduced switch count of three-phase three-switch buck-type converters, the proposed switching modulation technique can make this converter a viable solution for the MSC placed inside of a nacelle, which is under severe volume, weight and mechanical vibration design limits.

• Journal of Power Electronics
• /
• v.15 no.6
• /
• pp.1480-1488
• /
• 2015

In this paper, a revolutionary buck converter is proposed with soft-switching technology, which is realized by a coupled inductor. Both zero-voltage switching (ZVS) of main switch and zero-current switching (ZCS) of freewheeling diode are achieved at turn on and turn off without using any auxiliary circuits by the resonance between the parasitic capacitor and the coupled inductor. Furthermore, the peak voltages of the main switch and the peak current of the freewheeling diode are significantly reduced by the coupled inductor. As a result, the proposed converter has the advantages of simple circuit, convenient control, low consumption and so on. The detailed operation principles and steady-state analysis of the proposed ZVS-ZCS buck converter are presented, and detailed power loss analysis and some simulation results are also included. Finally, experimental results based on a 200-W prototype are provided to verify the theory and design of the proposed converter.