DOI QR코드

DOI QR Code

Mode Control Design of Dual Buck Converter Using Variable Frequency to Voltage Converter

주파수 전압 변환을 이용한 듀얼 모드 벅 변환기 모드 제어 설계

  • Lee, Tae-Heon (Inha University Department of Electronic Engineering) ;
  • Kim, Jong-Gu (Inha University Department of Electronic Engineering) ;
  • So, Jin-Woo (Inha University Department of Electronic Engineering) ;
  • Yoon, Kwang-Sub (Inha University Department of Electronic Engineering)
  • Received : 2016.12.13
  • Accepted : 2017.04.07
  • Published : 2017.04.30

Abstract

This paper describes a Dual Buck Converter with mode control using variable Frequency to Voltage for portable devices requiring wide load current. The inherent problems of PLL compensation and efficiency degradation in light load current that the conventional hysteretic buck converter has faced have been resolved by using the proposed Dual buck converter which include improved PFM Mode not to require compensation. The proposed mode controller can also improve the difficulty of detecting the load change of the mode controller, which is the main circuit of the conventional dual mode buck converter, and the slow mode switching speed. the proposed mode controller has mode switching time of at least 1.5us. The proposed DC-DC buck converter was implemented by using $0.18{\mu}m$ CMOS process and die size was $1.38mm{\times}1.37mm$. The post simulation results with inductor and capacitor including parasitic elements showed that the proposed circuit received the input of 2.7~3.3V and generated output of 1.2V with the output ripple voltage had the PFM mode of 65mV and 16mV at the fixed switching frequency of 2MHz in hysteretic mode under load currents of 1~500mA. The maximum efficiency of the proposed dual-mode buck converter is 95% at 80mA and is more than 85% efficient under load currents of 1~500mA.

본 논문은 넓은 부하 전류를 요구하는 휴대 기기에서 사용될 목적으로 주파수 전압 변환을 이용하여 모드 제어 가능한 듀얼 모드 벅 변환기를 설명한다. 기존의 히스테스테릭 벅 변환기의 문제인 저 부하에서의 PLL 보상 및 효율 저하를 제안하는 듀얼 벅 변환기의 개선된 PFM 모드를 통해 해결한다. 또한 기존의 듀얼 모드 벅 변환기의 주요 회로인 모드 제어기에서의 부하 변화 감지의 어려움과 느린 모드 전환 속도를 제안하는 모드 제어기로 개선 시킨다. 제안하는 모드 제어기는 최소 1.5us의 모드 전환 시간을 가진다. 제안하는 DC-DC 벅 변환기는 $0.18{\mu}m$ CMOS 공정에서 설계하였으며 칩 면적은 $1.38mm{\times}1.37mm$이다. 기생 소자를 포함한 인덕터와 커패시터를 고려한 후 모의실험 결과는 1~500mA의 부하 전류 범위에서 입력 전압을 2.7~3.3V를 가지며 PFM 모드는 65mV이내, 히스테리틱 모드에서는 고정된 스위칭 주파수 상태에서 16mV의 출력 리플 전압을 가지는 1.2V의 출력 전압을 생성한다. 제안하는 듀얼 모드 벅 변환기의 최대 효율은 80mA에서 95%를 나타내며 해당 전체 부하 범위에서 85% 이상의 효율을 지닌다.

Keywords

References

  1. T.-J. Jeong and K. S. Yoon, "A CMOS hysteretic DC-DC buck converter with a constant switching frequency," J. JSTS, vol. 15, no. 4, pp. 471-476, Aug. 2015 https://doi.org/10.5573/JSTS.2015.15.4.471
  2. C.-J. Yim and S.-H. Park, "High efficiency ultra low ripple synchronous buck converter with dynamic control," in Proc. KIEE, pp. 198-201, Oct. 2011.
  3. Y. Jo, T.-H. Lee, J.-G. Kim, and K. S. Yoon, "Dual mode buck converter capable of changing modes," J. IEIE, pp. 40-47, Oct. 2016.
  4. C.-L. Chen, W.-L. Hsieh, W.-J. Lai, K.-H. Chen, and C.-S. Wang "A new PWM/PFM control technique for improving efficiency over wide load range," IEEE ICECS, pp. 962-965, Aug.-Sept. 2008.
  5. T. T. Ha, D.-Y. Chung, D. Park, H.-S. Lee, and J.-W. Lee, "A buck DC-DC converter using automatic PFM/PWM mode change for high-efficiency Li-Ion battery charger," Int. SoC Design Conf., pp. 238-239, Nov. 2014.
  6. C.-L. Chen, W.-L. Hsieh, W.-J. Lai, K.-H. Chen, and C.-S. Wang, "A new PWM/PFM control technique for improving efficiency over wide load range," IEEE ICECS, pp. 962-965, Aug.-Sept. 2008.
  7. K.-Y. Hu, S.-M. Lin, and C.-H. Tsai, "A fixed-frequency quasi-hysteretic buck converter with PLL-Based two-stage adaptive window control," IEEE Trans. Cir. and Syst. I: Regular Papers, vol. 62, no. 10, pp. 2565-2572, Oct. 2015. https://doi.org/10.1109/TCSI.2015.2466791
  8. Y.-S. Hwang, J.-J. Chen, W.-J. Hou, P.-H. Liao, and Y.-T. Ku, "A $10-{\mu}s$ transient recovery time Low-EMI DC-DC buck converter with ${\Delta}-{\Sigma}$ modulator," IEEE Trans. VLSI Syst., vol. 24, no. 9, pp. 2983-2992, Sept. 2016. https://doi.org/10.1109/TVLSI.2016.2532902