• 전자공학회논문지B
• /
• 제33B권5호
• /
• pp.83-93
• /
• 1996

This paper describes a new method for reducing blocking effet in block coded images using wavelet transform. In this method, all processings are one-dimensionally executed based on the fact that blocking effect occures both horizontal and vertical directions in image. Experimental results show that the proposed method yields PSNR improvement and better subjective quality.

• 한국산학기술학회논문지
• /
• 제12권1호
• /
• pp.559-564
• /
• 2011

PVC 기재에 자외선 차단제를 첨가하는 종래의 방법 대신, 점착제에 차단제를 혼합하여, 유리창에 부착하는 창문용 점착시트를 제조 하였다. 무기계차단제와 유기계차단제를 모두 사용 하였으며, 파장 280-400 nm 구간에서 흡광도를 측정하여 자외선 차폐성능을 평가하였다. 무기계보다는 유기계차단제의 성능이 우수하였으며, 1%만 첨가하여도 투명도나 점착력에는 영향을 주지 않고 대부분의 자외선을 차단하였다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2013년도 제45회 하계 정기학술대회 초록집
• /
• pp.310.2-310.2
• /
• 2013

For enhancement of dye-sensitized solar cell performance, TiO2 blocking layer has been used to prevent recombination between electron and hole at the conducting oxide and electrolyte interface. In solid state dye-sensitized solar cells, it is necessary to fabricate pin-hole free TiO2 blocking layer. In this work, we deposited the TiO2 blocking layer on conducting oxide by atomic layer deposition and compared the efficiency. To compare the efficiency, we fabricate solid state dye-sensitized solar cell with using CuSCN as hole transport material. We see the efficiency improve with 40nm TiO2 blocking layer and the TiO2 blocking layer morphology was characterized by SEM. Also, we used this blocking layer in TiO2/Sb2S3/ CuSCN solar cell.

• Bulletin of the Korean Chemical Society
• /
• 제32권10호
• /
• pp.3629-3633
• /
• 2011

The effect of a dense $TiO_2$ blocking layer prepared using the sol-gel method on the performance of dye-sensitized solar cells was studied. The blocking layer formed directly on the working electrode, separated it from the electrolyte, and prevented the back transfer of electrons from the electrode to the electrolyte. The dyesensitized solar cells were prepared with a working electrode of fluorine-doped tin oxide glass coated with a blocking layer of dense $TiO_2$, a dye-attached mesoporous $TiO_2$ film, and a nano-gel electrolyte, and a counter electrode of Pt-deposited FTO glass. The gel processing conditions and heat treatment temperature for blocking layer formation affected the morphology and performance of the cells, and their optimal values were determined. The introduction of the blocking layer increased the conversion efficiency of the cell by 7.37% for the cell without a blocking layer to 8.55% for the cell with a dense $TiO_2$ blocking layer, under standard illumination conditions. The short-circuit current density ($J_{sc}$) and open-circuit voltage ($V_{oc}$) also were increased by the addition of a dense $TiO_2$ blocking layer.

• 한국광학회지
• /
• 제14권4호
• /
• pp.423-428
• /
• 2003

직접 변조형 반도체 레이저 다이오드에서 전류차단층의 구조들이 누설전류 및 대역폭에 미치는 영향을 조사하였다. 전류차단층을 통한 누설전류는 전류-전압미분특성 곡선을 통하여, 전류차단층의 기생성분들이 대역폭에 미치는 영향은 차감법(Subtraction method)을 사용하여 분석하였다. 실험결과로부터 정적 및 동적특성에 동시에 우수한 특성을 보이는 전류차단층 구조로서‘inin’형 차단구조가 매우 효과적임을 밝혔다.

• Communications for Statistical Applications and Methods
• /
• 제5권3호
• /
• pp.607-621
• /
• 1998

When fitting a response surface model, the least squares estimates of the model's parameters and the prediction variance will generally depend on how the response surface design is blocked. That is, the choice of a blocking arrangement for a response surface design can have a considerable effect on estimating the mean response and on the size of the prediction variance even if the experimental runs are the same. Therefore, care should be exercised in the selection of blocks. In this paper, we prognose a graphical method for evaluating the effect of blocking in a response surface designs using cuboidal regions in the presence of a fixed block effect. This graphical method can be used to investigate how the blocking has influence on the prediction variance throughout the entire experimental region of interest when this region is cuboidal, and compare the block effect in the cases of the orthogonal and non-orthogonalblockdesigns, resfectively.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 2000년도 추계종합학술대회
• /
• pp.631-633
• /
• 2000

Modern consumer electronic products like TV, VCR etc, offer users the convience of switching the equipment on and off via a remote control handset. When this type of equipments is switched off, it is said to be in standby mode. In this paper, We proposed that the method of the blocking standby power Son in industrial product including electronic and electronic appliauces. This method is perfectly blocking the standby power of electrical circuit.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 Ⅳ
• /
• pp.1996-1999
• /
• 2003

Stereo matching is an important technique in the are of computer vision. There are already many theorems to find disparity map using stereo images. Usually, disparity is searched by using block matching. However block matching result in blocking effects caused by using fixed size window for computing pixel correlations. This paper suggests an efficient method to remove the blocking effect in stereo matching procedures.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 ITC-CSCC -1
• /
• pp.35-38
• /
• 2000

Low bit rate image/video coding is essential for many visual communication applications. When bit rates become low, most compression algorithms yield visually blocking artifacts that highly degrade the perceptual quality, and post-processing approaches provide one attractive solution. In this paper, we provide simple and very efficient blocking artifacts reduction method using constrained random value addition. Our method is simple enough to be used for real-time post-processing of video.

• 대한전기학회논문지
• /
• 제43권5호
• /
• pp.861-865
• /
• 1994

By using Neural Networks, a 8$\times$8 Banyan network controller is designed and implemented. In order to solve internal blocking and output blocking, Winner-Take-All method is used. The longer queue takes higher priority. First-in-first-out method is used among the non-blocking cells in the queue selected.The required time to select a cell is 2.7 $\mu$sec for 155Mbps. The implemented controller using Xilinx FPGA chip selects cells within 2.5$\mu$sec.