• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.54 no.4
• /
• pp.195-200
• /
• 2005

In this paper, we proposed the electric circuit using one common arm of H-Bridge Inverters to reduce the number of switching component in multi-level inverter combined with H-Bridge Inverters and Transformers. and furthermore we suggested the new multi-level PWM inverter using PWM level to reduce THD(Total Harmonic Distortion). and we used the switching method that can be same rate of usage at each transformer. Also, we tested the proposed prototype 9-level inverter to clarify the proposed electric circuit and reasonableness of control signal for the proposed multi-level PWM inverter.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.6 no.4
• /
• pp.589-594
• /
• 2002

The filter of hairpin type can be designed small but has a demerit which a design method is complex. This paper suggests the method that a hairpin line filter is designed with applying a transmission line method and J inverter circuit, accurately calculated the J value and the b parameter. It is considered about the line have no the mutual coupling element with next line to each other. is calculated a length of electric coupling line about coupling element in each inverter stage from the J value and the b parameter. In order to show the validity of the proposed design method, band pass filter of small hairpin line is designed at center frequency 2.6 GHz, with Serenade 8.0 software tool and the simulation characteristics are compared with design results.

• KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
• /
• v.4B no.2
• /
• pp.73-79
• /
• 2004

For the global microwave market, high RF power or deluxe model is applying for inverter gradually. In this paper, 120[V]/1200[W] high power inverter is proposed and verified by an optimized design of PFM type. Especially the steady power output control was fulfilling at ＋/－ 10[％] input voltage variation.

• Proceedings of the IEEK Conference
• /
• 2002.06b
• /
• pp.309-312
• /
• 2002

In this paper, we discuss the design of high gain low noise amplifier by using the 0.2sum CMOS technology. A cascode inverter is adopted to implement the low noise amplifier. The proposed cascode inverter LNA is one stage amplifier with a voltage reference and without choke inductors. The designed 2.4GHz LNA achieves a power gain of 25dB, a noise figure of 2.2dB, and power consumption of 255㎽ at 2.5V power supply.

• Proceedings of the KIPE Conference
• /
• 2006.06a
• /
• pp.292-294
• /
• 2006

This paper presents a study on the use of improved space-vector modulation of VSI employing only four switches, four body diodes. Different switching sequence strategy for vector control for inverter fault mode are described. The influence of different switching patterns at same modulation index and improved PWM method is proposed. The proposed PWM is compared with conventional PWM. Simulation and experimental results are presented.

• KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
• /
• v.11B no.3
• /
• pp.112-118
• /
• 2001

In the near future, the voltage of power system for passenger vehicle will be changed to 42V from existing 14V./ Because of increasing power and voltage ratings used in the vehicle the motor drive system has high switching dv/dt and it generates electromagnetic interference (EMI) To solve these problems multi-level inverter system may be used The feature of multi-level inverter is the output voltage to be synthesized from several levels of voltage Because of this feature high switching dv/dt and EMI can be reduced in the multi-level inverter system But as the number of level is increased manufacturing cost is getting expensive and system size is getting large. Because of these disadvantages the application of multi-level inverter has been restricted only to high power drives. The method to reduce manufacturing cost and system size is to integrate circuit of multi-level inverter into a few chips But isolated power supply and signal isolation circuit using transformer or opto-coupler for drive circuit are obstacles to implement the integrated circuit (IC) In this paper a drive circuit of 4-level inverter suitable for integration to hybrid or one chip is proposed In the proposed drive circuit DC link voltage is used directly as the power source of each gate drive circuit NPN transistors and PNP transistors are used to isolate to transfer the control signals. So the proposed drive circuit needs no transformers and opto-couplers for electrical isolation of drive circuit and is constructed only using components to be implemented on a silicon wafer With th e proposed drive circuit 4- level inverter system will be possible to be implemented through integrated circuit technology Using the proposed drive circuit 4- level inverter system is constructed and the validity and characteristics of the proposed drive circuit are proved through the experiments.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.33B no.4
• /
• pp.217-225
• /
• 1996

This paper describes a high power resonant inverter for diagnostic X-ray generators using zero-voltage soft-switching technology. The system consists of a step-down chopper, a resonant phase-shift PWM inverter, a hihg-voltage diode, and high voltage cables a smoothing DC capacitor. The inverter makes use the leakage inductance of the hihg-voltage transformer and external capacitor as resonant components. The rectified input voltage is controlled by a step-down chopper with input voltage compensator. The output regualtion is obtained by a resonant phase-shift PWM inverter with the digital feedback controller using DSP (digital signal processor), resulting in fast rising time and wide output voltage variation. The theoretical results are correlated with results from an experimental prototype of a 7-kVp, 300mA (21kW).

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.50 no.4
• /
• pp.170-178
• /
• 2001

Deadbeat technique has been proposed as a digital controller for an UPS inverter to achieve the fast, response to a load variation and to conserve a very low THD under a nonlinear load condition. This scheme contains a fatal drawback, sensitivity against parameter variation and calculation time delay. This paper proposes a second order deadbeat controller, which fundamentally solves the calculation time delay problem and certainly guarantees the robustness of the parameter's variation. RLP(Repetitive Load Predictor) which predicts the load current ahead of two sampling time and FVR(Fundamental Voltage Regulator) which eliminates the fundamental errors of the output voltage are also proposed for the second order deadbeat controller to apply to UPS inverter systems. These are shown theoretically and practically through simulation and experiment.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.48 no.10
• /
• pp.544-554
• /
• 1999

Multi-level inverters are now receiving widespread interest form the industrial drives for high power variable speed applications. Especially, for the high power variable speed applications, a diode clamped multi-level inverter has been widely used. However, it has the inherent problem that the voltage of the link capacitors fluctuates. This paper describes a voltage control scheme effectively to suppress the DC-link potential fluctuation for a diode clamped four-level inverter. The current to flow from/into the each link capacitor is analyzed and the operation limit is obtained when a conventional SVPWM is used. To overcome the operation limit, a modified carrier-based SVPWM is proposed. Various simulation and experiment results are presented to verify the proposed voltage control scheme for DC-link voltage balancing.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.54 no.4
• /
• pp.181-187
• /
• 2005

This paper describes a load simulator with power-recovery capability, which is based on the voltage source converter-inverter set. The load simulator described in this paper can save the electric energy that should be consumed to test the operation and performance of the distributed generation system and the power quality compensator. The load simulator consists of a converter-inverter set with a DSP controller for system control and PWM pulse generation. The converter operates as a universal load to model the linear load and the non-linear load, while the inverter feed the energy back to the power source with harmonic compensation. The load simulator can be widely used in the lab to test the performance of the distributed generation system and the power quality compensator.