• Title/Summary/Keyword: Array platform

Search Result 144, Processing Time 0.027 seconds

FPGA-Based Hardware Accelerator for Feature Extraction in Automatic Speech Recognition

  • Choo, Chang;Chang, Young-Uk;Moon, Il-Young
    • Journal of information and communication convergence engineering
    • /
    • v.13 no.3
    • /
    • pp.145-151
    • /
    • 2015
  • We describe in this paper a hardware-based improvement scheme of a real-time automatic speech recognition (ASR) system with respect to speed by designing a parallel feature extraction algorithm on a Field-Programmable Gate Array (FPGA). A computationally intensive block in the algorithm is identified implemented in hardware logic on the FPGA. One such block is mel-frequency cepstrum coefficient (MFCC) algorithm used for feature extraction process. We demonstrate that the FPGA platform may perform efficient feature extraction computation in the speech recognition system as compared to the generalpurpose CPU including the ARM processor. The Xilinx Zynq-7000 System on Chip (SoC) platform is used for the MFCC implementation. From this implementation described in this paper, we confirmed that the FPGA platform is approximately 500× faster than a sequential CPU implementation and 60× faster than a sequential ARM implementation. We thus verified that a parallelized and optimized MFCC architecture on the FPGA platform may significantly improve the execution time of an ASR system, compared to the CPU and ARM platforms.

An Experimental Study on the Aerodynamic Effects Generated by a Train Passing near by Platform(Conventional Railway Station Field Test) (철도차량의 승강장 통과 시 발생하는 공기역학적 영향에 대한 실험적 연구(기존철도역 현장 시험))

  • 김동현;권혁빈;김문헌;송문석;김도훈
    • Journal of the Korean Society for Railway
    • /
    • v.7 no.2
    • /
    • pp.137-141
    • /
    • 2004
  • A series of filed tests have been performed to investigate the aerodynamic effects on platform of the railway station during the passage of train that can be unpleasant and even dangerous to the pedestrians. To assess the aerodynamic effects on the platform, two aerodynamic properties has been measured; one is the wind gust induced by the train and the other is the pressure pulses generated when the nose and the tail of train passes. To measure these aerodynamic properties during the train passage, an array of hot-wire type anemometers and several sets of pressure transducers have been used, respectively. This paper deals with the filed test on conventional railway at about 100km/h operational speed, in which total 34 measurements has been made at the Bugok station in Seoul-Busan line for Saemaul-ho and Mugungwha-ho train. The results showed dramatic differences in the aerodynamic features between the two trains that are supposed to originate from the contrasting nose shapes of the trains.

Hardware and Software Co-Design Platform for Energy-Efficient FPGA Accelerator Design (에너지 효율적인 FPGA 가속기 설계를 위한 하드웨어 및 소프트웨어 공동 설계 플랫폼)

  • Lee, Dongkyu;Park, Daejin
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.25 no.1
    • /
    • pp.20-26
    • /
    • 2021
  • Recent systems contain hardware and software components together for faster execution speed and less power consumption. In conventional hardware and software co-design, the ratio of software and hardware was divided by the designer's empirical knowledge. To find optimal results, designers iteratively reconfigure accelerators and applications and simulate it. Simulating iteratively while making design change is time-consuming. In this paper, we propose a hardware and software co-design platform for energy-efficient FPGA accelerator design. The proposed platform makes it easy for designers to find an appropriate hardware ratio by automatically generating application program code and hardware code by parameterizing the components of the accelerator. The co-design platform based on the Vitis unified software platform runs on a server with Xilinx Alveo U200 FPGA card. As a result of optimizing the multiplication accelerator for two matrices with 1000 rows, execution time was reduced by 90.7% and power consumption was reduced by 56.3%.

Performance Analysis of Direction Finding Systems Using EM Simulation-based Array Manifolds (EM 시뮬레이션 기반의 어레이 매니폴드를 이용한 방향 탐지 시스템 성능 분석)

  • Kim, Jae-Hwan;Cho, Chihyun
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.23 no.10
    • /
    • pp.1166-1172
    • /
    • 2012
  • In this paper, by using a commercial EM simulator, we could obtain the array manifold which are phase responses of an array antenna for the incident plane wave and then verified the effectiveness of methodology after comparing with the measurement. The result shows that the array manifold can be calculated including not only the phase response of the ideal point sources but also the influences of the mutual coupling between antennas and the installed platform. Also it can exclude the interference of strong broadcasting signal and the disturbance of the multipath in the calibration process. Finally, to predict the performances of direction finding systems, a novel method using both the EM simulation-based receiving signal and the sparsely sampled array manifold with the parabolic estimation is proposed. This method can be utilized in the various fields of direction-finding since it shows the superior predictive performance even in low SNR conditions.

GaInP/GaAs/Ge Triple Junction Solar Array Power Performance Evaluation on Geostationary Orbit (GaInP/GaAs/Ge 3중 접합 태양전지 배열기의 정지궤도에서 전력 성능 평가)

  • Koo, Ja-Chun;Park, Hee-Sung;Lee, Na-Young;Cheon, Yee-Jin;Cha, Han-Ju;Moon, Gun-Woo;Ra, Sung-Woong
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.42 no.12
    • /
    • pp.1057-1064
    • /
    • 2014
  • The satellite on geostationary orbit accommodates multiple payloads into a single spacecraft platform and launched in June 26, 2010. The electrical power required to the satellite during sunlight is generated by a solar array wing. The solar cells are the GaInP/GaAs/Ge Triple Junction cells named Gaget2 cells from RWE Space, which were based on a Spectrolab epitaxy. This paper evaluates solar array power performance at end of design life based on the trend analysis results for the flight data on geostationary orbit. The estimated solar array power performance at end of design life compares with the power performance provided by solar array manufacturer. The solar cells show nominal behavior without significant degradation through the trend analysis results.

Analysis of the Required Limit on APAA Aperture using Statistical Simulation for HAPS

  • Ku, Bon-Jun;Park, Jong-Min;Kim, Yang-Su;Ahn, Do-Seob
    • Proceedings of the IEEK Conference
    • /
    • 2002.07b
    • /
    • pp.1335-1338
    • /
    • 2002
  • This paper presents the analysis of the required limit on a multibeam active phased array antenna (APAA) aperture using the statistical simulation for a High Altitude Platform Station (HAPS). The simulation takes into account the random errors caused by the non-identity of the array elements and the inaccuracy of the antenna calibration. The results of our statistical simulation show that the strict requirements on the sidelobe envelope for HAPSs can be met when the amplitude and phase distribution errors are minor, a condition which may be achieved by using digital beam forming.

  • PDF

Photovoltaic System Operation Optimal Technique Considering Climate Condition and Residential Loads Pattern (기후조건 및 실부하패턴을 고려한 태양광 시스템 최적 운전기법)

  • Moon, Hee-Sung;Choe, Gyu-Yeong;Kim, Jong-Soo;Lee, Yeong-Guk;Lee, Byoung-Kuk
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.12
    • /
    • pp.2385-2390
    • /
    • 2009
  • Based on the detailed analysis of output characteristics of PV array and residential load usage pattern, a design method to calculate optimal battery capacity for stand-alone PV generation systems is proposed. And also, according to power flow Actual irradiation and temperature data are analyzed to compose a PV array simulator and also six representative home appliances are electrically modeled for load simulator, along with 24hours usage pattern. The surplus and insufficient power can be calculated from the proposed simulation platform, so that selection of an optimal battery capacity can be possible. The theoretical analysis and design process will be explained, along with informative simulation results.

Neurons-on-a-Chip: In Vitro NeuroTools

  • Hong, Nari;Nam, Yoonkey
    • Molecules and Cells
    • /
    • v.45 no.2
    • /
    • pp.76-83
    • /
    • 2022
  • Neurons-on-a-Chip technology has been developed to provide diverse in vitro neuro-tools to study neuritogenesis, synaptogensis, axon guidance, and network dynamics. The two core enabling technologies are soft-lithography and microelectrode array technology. Soft lithography technology made it possible to fabricate microstamps and microfluidic channel devices with a simple replica molding method in a biological laboratory and innovatively reduced the turn-around time from assay design to chip fabrication, facilitating various experimental designs. To control nerve cell behaviors at the single cell level via chemical cues, surface biofunctionalization methods and micropatterning techniques were developed. Microelectrode chip technology, which provides a functional readout by measuring the electrophysiological signals from individual neurons, has become a popular platform to investigate neural information processing in networks. Due to these key advances, it is possible to study the relationship between the network structure and functions, and they have opened a new era of neurobiology and will become standard tools in the near future.

ROLL AND PITCH ESTIMATION VIA AN ACCELEROMETER ARRAY AND SENSOR NETWORKS

  • Baek, W.;Song, B.;Kim, Y.;Hong, S.K.
    • International Journal of Automotive Technology
    • /
    • v.8 no.6
    • /
    • pp.753-760
    • /
    • 2007
  • In this paper, a roll and pitch estimation algorithm using a set of accelerometers and wireless sensor networks(S/N) is presented for use in a passenger vehicle. While an inertial measurement unit(IMU) is generally used for roll/pitch estimation, performance may be degraded in the presence of longitudinal acceleration and yaw motion. To compensate for this performance degradation, a new roll and pitch estimation algorithm is proposed that uses an accelerometer array, global positioning system(GPS) and in-vehicle networks to get information from yaw rate and roll rate sensors. Angular acceleration and roll and pitch approximation are first calculated based on vehicle kinematics. A discrete Kalman filter is then applied to estimate both roll and pitch more precisely by reducing noise from the running engine and from road disturbance. Finally, the feasibility of the proposed algorithm is shown by comparing its performance experimentally with that of an IMU in the framework of an indoor test platform as well as a test vehicle.

A Study on Antenna of Low-Probability of Intercept for LOS Datalink System (가시선 데이터링크용 저피탐 안테나에 관한 연구)

  • Park, Jinwoo;Yu, Byunggil;Jung, Euntae;Park, Ilhyun;Seo, Jongwoo;Jung, Jaesoo
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.24 no.5
    • /
    • pp.519-526
    • /
    • 2021
  • In this paper, an array antenna for LOS datalink for mounting UAV(Unmanned Aerial Vehicle) of low-probability of intercept is presented. For low RCS, radome was designed by conformal form, and other components were inserted into the UAV. The antenna of the transmitter and receiver are each composed of 12×12 array antennas, and include a beam steering function by controlling the phase of the unit element for the Uni-directional pattern and the Bi-directional pattern. As a result of the measurement of the manufactured antenna, it was confirmed that all the required specifications were met, and the installing possibility of the UAV platform on low-probability of intercept in the future was confirmed.