• KIEAE Journal
• /
• v.4 no.2
• /
• pp.65-72
• /
• 2004

Ecological architecture enables people to recycle and reuse architectural resources within the category of ecosystem and also to minimize the effect on environment in a whole process, including architectural planning, usage and exhaustion to use sustainable energies. Rammed earth wall construction method utilized in EcoCenter located in Crystalwaters ecological village in Austrailia is a good example, which maximizes its advantages and also covers its limits to use soil and wood as structural resources. In a case of wood, they used non-treated timber to minimize environmental load and utilized used materials in openings. In the roofs, aluminum coated steel which is plated with zinc collects rain effectively even though it is not regenerable. Nontoxic finishes and insulation in floor and ceiling with used papers are able to minimize its environmental load. Solar energy system applied in EcoCenter enables them to market extra energy with electricity companies as well as support needs of its own buildings to utilize photovoltaic panel system with PV panels. Passive solar system is planned effectively in heating and cooling to apply regenerative walls in a use of rammed earth wall construction and natural ventilation systems through openings.

• Proceedings of the Korea Society for Industrial Systems Conference
• /
• 1997.11a
• /
• pp.417-433
• /
• 1997

A real-time operating system has focused primary on techniques to minimize processing time, with a secondary emphasis on system reliability issues. Conversely, fault-tolerant system has concentrated on using recourse and information redundancy to maximize the availability and reliability of the system, with a lesser emphasis on performance. We have developed a fault-tolerant and real-time operations system which support a powerful concurrent runtime environment under the above requirements. In this paper, we present an overview of real-time systems, design and implementation of a duplex architecture using advanced concepts and technologies such as fast " fault detection", "fault isolation" and "fault recovery" Because the duplex architecture has two dentical hardware elements and has several recovery steps and hierarchy to facilitate a fast recovery which must be proceeded by a prompt fault detection and isolation. Thus it makes possible to minimize the overhead of the systems including hardware and software and guarantee the service continuity of he systems.

• Proceedings of the Korea Institute of Convergence Signal Processing
• /
• 2000.12a
• /
• pp.165-168
• /
• 2000

In this paper, we propose a method, an optimized architecture of a device with an image signal process of a field unit to minimize the flick phenomenon that happens in direction of a color temperature at a color tone change. The proposed IIR loop filter has an optimized architecture and reduced hardware compared with previous filters. In order to achieve the optimization for the hardware complexity. It is designed by time-multiplexing architecture. The proposed IIR loop filter is synthesized by using the STD90 0.35um cell library.

• Journal of the Korean Institute of Landscape Architecture
• /
• v.28 no.4
• /
• pp.105-116
• /
• 2000

The purpose of this paper is to minimize differences between landscape detailed design (hereafter 'design') and final landscape construction products in working sites (hereafter 'products'). Ten landscape sites constructed in recent two years were selected to examine the differences. Differences in quantities and quality between design and products were surveyed and the results were analyzed with the 'differential analysis method'. The method employed in this paper can be used as an optimization model to minimize the differences between design and products. This paper suggests that every landscape field should mark less than 13.672% calculated from the 10% of total amount for excellent construction products. This should be approved by the president, according to the Clause 20 of General Conditions of the Contract, divided by the ratio of quantities affecting mainly he average Difference in Value between Design and Construction(DVDC). This value can be the critical point from the differential analysis method for the optimal maximum DVDC between landscape design and final landscape construction products in fields.

• International conference on construction engineering and project management
• /
• 2013.01a
• /
• pp.509-512
• /
• 2013

An inappropriate space zoning plan causes the unnecessary transportation of construction material and equipment among work areas and increases the disorder of work space. Space zoning is an essential operation management technique which contributes to reduce the process and/or operation idle-time. This paper introduces a method that computes the idle-times between construction operations (or processes) by using Web-CYCLONE. It allows computing with idle-times that affect the construction productivity. Using the idle time between operations and between processes, it computes the optimal number of zones and finds the optimal combination of zones that minimize the idle times. The method contributes to minimize the idle times relative to the operation schedule using complete enumeration. This paper presents the system prototype in detail. A case study is presented to demonstrate the system and verifies the validity of the model. It allows a project manager to establish space zoning plan that effectively segregates a project into optimal number of construction zones and to assign the constrained resources (e.g., laborer, equipment).

• Journal of the Society of Naval Architects of Korea
• /
• v.49 no.5
• /
• pp.400-409
• /
• 2012

It is not easy to know the accurate mass and mass moment of inertia of robot. Because of this uncertainty, error may exist when we control the robot based on the inaccurate mass information. Moreover the properties of the portable robot can change during its operation. Therefore we developed the motion simulator based on the adaptive control. First, the computed torque control was carried out in order to minimize an error between target angles and real angles. The computed torque control is based on the equation of robot motion, which is derived from the Lagrange-Euler equation. To minimize the error between the real model and the approximated model, the adaptive control was carried out. During this simulation, the interference check was also carried out. The interference check verifies that the robot can move successfully without any collision.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.33 no.1C
• /
• pp.12-18
• /
• 2008

This paper This paper proposes a new inverse-quantization(IQ) table interpolation algorithm, specialized Digital Signal Processor(DSP) instructions and hardware architecture for digital audio codecs. Non-linear inverse quantization algorithm is representatively used in both MPEG-1 Layer-3 and MPEG-2/4 Advanced Audio Coding(AAC). The proposed instructions are optimized for the non-linear inverse quantization. The proposed algorithm can minimize operational complexity which reduces total computational load. Performance comparisons show a significant improvement of average error. The proposed instructions and hardware architecture can reduce 20% of the instruction counts and minimize computational loads of IQ algorithms effectively compared with existing IQ table interpolation algorithms. Proposed algorithm can implement commercial DSPs.

• Information and Communications Magazine
• /
• v.9 no.9
• /
• pp.72-85
• /
• 1992

The throughput requirement for many digital signal processing is such that multiple processing units are essential for real-time implementation. Advances in VLSI technology make it feasible to design and implement computer systems consisting of a large number of function units. The research on a very high throughput VLSI architecture for digital signal processing applications requires the development of an algorithm, decomposition scheme which can minimize data communication requirements as well as minimize computational complexity. The objectives of the research are to investigate computationally efficient algorithms for solution of the class of problems which can be modeled as DLSI systems or adaptive system, and develop VLSI architectures and associated multiprocessor systems which can be used to implement these algorithms in real-time. A new VLSI architecture for real-time 2-D digital signal processing applications is proposed in this research. This VLSI architecture extends the concept of having a single processing units in a chip. Because this VLSI architecture has the advantage that the complexity and the number of computations per input does not increase as the size of the input data in increased, it can process very large 2-D date in near real-time.

• Journal of the Society of Naval Architects of Korea
• /
• v.56 no.6
• /
• pp.480-487
• /
• 2019

Ship route planning is to find a route to minimize voyage time and/or fuel consumption in a given sea state. Unlike previous studies, this study proposes an optimization method for the route planning to avoid the grounding risk near the coast. The route waypoints were searched using A^* algorithm, and the route simplification was performed to remove redundant waypoints using Douglas-Peucker algorithm. The optimization was performed to minimize fuel consumption by setting the optimization design parameters to the engine rpm. The sea state factors such as wind, wave, and current are also considered for route planning. We propose the constraint to avoid ground risk by using under keel clearance obtained from electoronic navigational chart. The proposed method was applied to find the optimal route between Mokpo and Jeju. The result showed that the proposed method suggests the optimal route that minimizes fuel consumption.

• Proceedings of the IEEK Conference
• /
• 2005.11a
• /
• pp.789-792
• /
• 2005

In this paper, we propose a method that applies pipeline architecture to parallel CRC circuits. We developed a logic partitioning algorithm for applying pipeline architecture. Our algorithm can be used for the polynomial and the input data width, both of arbitrary length and minimize the logic level. Design experiments show the superiority of our approach in reducing the delay in comparison with previous works.