• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.37 no.1
• /
• pp.75-82
• /
• 2000

In this paper, a new low power 16-bit ALU has been designed, fabricated and tested at the transistor level. The designed ALU performs 16 instructions and has a two-stage pipelined architecture. For the reduction of switched capacitance, the ELM adder of the proposed ALU is inactive while the logical operation is performed and P(propagation) block has a dual bus architecture. A new efficient P and G(generation) blocks are also proposed for the above ALU architecture. ELM adder, double-edge triggered register and the combination of logic style are used for low power consumption as well. As a result of simulations, the proposed architecture shows better power efficient than conventional architecture$^{[1,2]}$ as the number of logic operation to be performed is increased over that of arithmetic to logic operation to be performed is 7 to 3, compared to conventional architecture. The proposed ALU was fabricated with 0.6${\mu}m$ single-poly triple-metal CMOS process. As a result of chip test, the maximum operating frequency is 53MHz and power consumption is 33mW at 50MHz, 3.3V.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.3
• /
• pp.101-108
• /
• 2004

A 16-bit adiabatic ALU(arithmetic logic unit) is designed. A simplified four-phase clock generator is also designed to provide supply clocks for the adiabatic circuits. All the clock line charge on the capacitive interconnections is recovered to recycle energy. Adiabatic circuits are designed based on ECRL (efficient charge recovery logic) using a 0.35${\mu}{\textrm}{m}$ CMOS technology. The post-layout simulation results show that the power consumption of the adiabatic ALU including supply clock generator is reduced by a factor of 1.15-1.77 compared to the conventional CMOS ALU with the same structure.

• Proceedings of the IEEK Conference
• /
• 2003.07d
• /
• pp.1383-1386
• /
• 2003

In this paper, an ALU for Simultaneous Multi-Threading (SMT) microprocessors is designed. The SMT architecture improves notably performance and utilization of processes compared with conventional superscalar architectures by executing instructions from multiple threads at the same time. This ALU adopts data bypassing method to process multi-threads. And it can flush instructions in the same thread that generate exceptions such as branch misprediction. interrupt etc, performance of SMT microprocessors with data bypassing and exception handler can be improved.

• Proceedings of the KIEE Conference
• /
• 2001.11c
• /
• pp.153-156
• /
• 2001

This paper analyzes the 74LS381 ALU and designs its equivalent circuit. The 74LS381 ALU is arithmetic logic units(ALUs)/function generators that perform eight binary arithmetic/logic operations on two 4-bit words. However there are only little information to understand and design this circuit. Thus, we not only analyzed it but also designed an equivalent circuit to the 74LS381.

• Asian Pacific Journal of Cancer Prevention
• /
• v.14 no.9
• /
• pp.5495-5501
• /
• 2013

Background: Alu elements are one of the most common repetitive sequences that now constitute more than 10% of the human genome and potential targets for epigenetic alterations. Correspondingly, methylation of these elements can result in a genome-wide event that may have an impact in cancer. However, studies investigating the genome-wide status of Alu methylation in cancer remain limited. Objectives: Oral squamous cell carcinoma (OSCC) presents with high incidence in South-East Asia and thus the aim of this study was to evaluate the Alu methylation status in OSCCs and explore with the possibility of using this information for diagnostic screening. We evaluated Alu methylation status in a) normal oral mucosa compared to OSCC; b) peripheral blood mononuclear cells (PBMCs) of normal controls comparing to oral cancer patients; c) among oral epithelium of normal controls, smokers and oral cancer patients. Materials and Methods: Alu methylation was detected by combined bisulfite restriction analysis (COBRA) at 2 CpG sites. The amplified products were classified into three patterns; hypermethylation ($^mC^mC$), partial methylation ($^uC^mC+^mC^uC$), and hypomethylation ($^uC^uC$). Results: The results demonstrate that the $%^mC^mC$ value is suitable for differentiating normal and cancer in oral tissues (p=0.0002), but is not significantly observe in PBMCs. In addition, a stepwise decrease in this value was observed in the oral epithelium from normal, light smoker, heavy smoker, low stage and high stage OSCC (p=0.0003). Furthermore, receiver operating characteristic (ROC) curve analyses demonstrated the potential of combined $%^mC$ or $%^mC^mC$ values as markers for oral cancer detection with sensitivity and specificity of 86.7% and 56.7%, respectively. Conclusions: Alu hypomethylation is likely to be associated with multistep oral carcinogenesis, and might be developed as a screening tool for oral cancer detection.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.1
• /
• pp.55-68
• /
• 2001

This paper presents a new ALU architecture to minimize glitching power consumption which is appeared in the conventional one with P(carry propagation)/G(carry generation) blocks. In general, A lot of glitches generated once are propagating into the next stage of circuits to make unnecessary power dissipation. Therefore, a new ALU architecture which removes the glitches at the output of P/G blocks is presented in this paper. If a lot of glitches at the output of P/G blocks are removed, then the signal transitions caused by glitches are reduced in the sum generation block and hence power consumption is also reduced. A latch is inserted into the conventional P/G blocks to remove the glitches at the output of P/G blocks. Latch enable signal can make a role in eliminating a lot of glitches at the P/G's outputs by controlling output enable time. Experimental results from HSPICE simulations with implementing 16-b ALU show 28% reduction in glitching power consumption with negligible delay penalty.

• Proceedings of the Korea Institute of Applied Superconductivity and Cryogenics Conference
• /
• 2003.10a
• /
• pp.117-119
• /
• 2003

We have designed fabricated, and tested an RSFQ(Rapid Single Flux Quantum) 1-bit ALU (Arithmetic Logic Unit). The 1-bit ALU was composed of a half adder and three SFQ DC switches. Three DC switches were attached to the two output ports of an ALU for the selection of each function from the available functions that were AND, OR, XOR and ADD. And we also attached two DC switches at the input ports of the half adder so that the input data were controlled using the function generators operating at low speed while we tested the circuit at high speed. The test bandwidth was from 1KHz to 5 ㎓. The chip was tested at the liquid helium temperature of 4.2 K.

• Progress in Superconductivity
• /
• v.6 no.1
• /
• pp.7-12
• /
• 2004

Due to the very fast switching speed of Josephson junctions, superconductive digital circuit has been a very good candidate fur future electronic devices. High-speed and Low-power microprocessor can be developed with Josephson junctions. As a part of an effort to develop superconductive microprocessor, we have designed an RSFQ 4-bit ALU (Arithmetic Logic Unit) in a pipelined structure. To make the circuit work faster, we used a forward clocking scheme. This required a careful design of timing between clock and data pulses in ALU. The RSFQ 1-bit block of ALU used in this work consisted of three DC current driven SFQ switches and a half-adder. We successfully tested the half adder cell at clock frequency up to 20 GHz. The switches were commutating output ports of the half adder to produce AND, OR, XOR, or ADD functions. For a high-speed test, we attached switches at the input ports to control the high-speed input data by low-frequency pattern generators. The output in this measurement was an eye-diagram. Using this setup, 1-bit block of ALU was successfully tested up to 40 GHz. An RSFQ 4-bit ALU was fabricated and tested. The circuit worked at 5 GHz. The circuit size of the 4-bit ALU was 3 mm ${\times}$ 1.5 mm, fitting in a 5 mm ${\times}$ 5 mm chip.

• Journal of the Korea Computer Industry Society
• /
• v.3 no.2
• /
• pp.149-158
• /
• 2002

This paper deals with design and verification of an arithmetic logic unit(ALU) to be used for development of optical computers. The ALU is based on optical switching device, $LiNbO_3$, which is easy to interface with electronic technology and most common in the market. It consists of an arithmetic/logic circuit performing logic operations, memory devices storing operands and the results of operations, and supplementary circuits to select instruction codes, and operates in bit-serial manner. In addition, a simulator is developed for verification of the design, and a set of basic instructions are executed in sequence and step-by-step changes in the accumulator and the memory are examined through simulations, to show that various operations are performed correctly.

• Molecules and Cells
• /
• v.40 no.2
• /
• pp.100-108
• /
• 2017

Cathepsin F, which is encoded by CTSF, is a cysteine proteinase ubiquitously expressed in several tissues. In a previous study, novel transcripts of the CTSF gene were identified in the crab-eating monkey deriving from the integration of an Alu element-AluYRa1. The occurrence of AluYRa1-derived alternative transcripts and the mechanism of exonization events in the CTSF gene of human, rhesus monkey, and crabeating monkey were investigated using PCR and reverse transcription PCR on the genomic DNA and cDNA isolated from several tissues. Results demonstrated that AluYRa1 was only integrated into the genome of Macaca species and this lineage-specific integration led to exonization events by producing a conserved 3' splice site. Six transcript variants (V1-V6) were generated by alternative splicing (AS) events, including intron retention and alternative 5' splice sites in the 5' and 3' flanking regions of CTSF_AluYRa1. Among them, V3-V5 transcripts were ubiquitously expressed in all tissues of rhesus monkey and crab-eating monkey, whereas AluYRa1-exonized V1 was dominantly expressed in the testis of the crab-eating monkey, and V2 was only expressed in the testis of the two monkeys. These five transcript variants also had different amino acid sequences in the C-terminal region of CTSF, as compared to reference sequences. Thus, species-specific Alu-derived exonization by lineage-specific integration of Alu elements and AS events seems to have played an important role during primate evolution by producing transcript variants and gene diversification.