• Title/Summary/Keyword: 3-parallel operation

Search Result 354, Processing Time 0.027 seconds

A Study on Composition of A Novel Single Phase 3 Level Inverter Circuit (새로운 단상 3전위 인버터회로의 구성에 관한 연구)

  • 이종수;백종현
    • The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.9 no.5
    • /
    • pp.51-56
    • /
    • 1995
  • The transistors of single phase 3 level PWM Inverter compose output power transistors and neutral point clamping transistors, which are NPN transistors. Waveforms of driving signals for this are PWM waves for power transistors and period operating waves for neutral point clamping transistors, which signals made W-type modulation from rectangular and sine wave. The output power transistors operate at ON-time complementary and neutral point clamping transistors operate at OFF-time complementary respectively. Therefore, each transistors operate in half period at parallel. Characteristics of this inverter circuit is parallel switching method about series switching method of general inverter. As modulation of 3 level drive signals made from full-wave rectifier of sine wave and rectangular wave, which are level wave about 3 level of complementary transistor inverter. So, this circuit composed complementary operation inverter of NPN transistors only compare with PNP-NPN complementary inverter, which have high power 3 level inverter of complementary operation.

  • PDF

Novel Modular 3-phase AC-DC Flyback Converter for Telecommunication

  • Park, Ju-Yeop;Lee, Jong-Pil;Kim, Taek-Yong;Song, Joong-Ho;Ick Choy
    • Journal of Power Electronics
    • /
    • v.2 no.3
    • /
    • pp.212-219
    • /
    • 2002
  • A novel mode of parallel operation of a modular 3-phase AC-DC flyback converter for power factor correction along with tight regulation was recently analyzed and presented. The advantage of the proposed converter does not require expensive high voltage and high current devices that are normally needed in popular boost type 3-phase converter. In this paper tile detailed small signal analysis of the modular 3-phase AC-DC flyback converter is provided for control purpose and also experimental results are included to confirm the validity of the analysis.

A Study on a Single-Phase Module UPS using a Three-Arm Converter/Inverter

  • Choi Y.K.;Ko T.G.
    • Proceedings of the KIPE Conference
    • /
    • 2003.07b
    • /
    • pp.987-993
    • /
    • 2003
  • The module UPS can flexibly implement expansion of power system capacities. Furthermore, it can be used to build up the parallel redundant system to improve the reliability of power system operation. To realize the module UPS, load sharing without interconnection among parallel connecting modules as well as a small scale and lightweight topology is necessary. In this paper, the three-arm converter/inverter is compared with the general full-bridge and half-bridge topology from a practical point of view and chosen as the module UPS topology. The switching control approaches based on a pulse width modulation of the converter and inverter of the system are presented independently The frequency and voltage droop method is applied to parallel operation control to achieve load sharing. Two prototype 3kVA modules are designed and implemented to confirm the effectiveness of the proposed approaches. Experimental results show that the three-arm UPS system has a high power factor, a low distortion of output voltage and input current, and good load sharing characteristic.

  • PDF

Parallel Operation Characteristics of Utility Interactive Photovoltaic System and Revolving Field Type Synchronous Generator (계통연계 태양광발전시스템과 회전계자형 동기발전기의 병렬운전 특성)

  • Ryu, Yeon-Soo;Yoo, Wang-Jin;Lee, Checl-Gyu;Moon, Jong-Beom
    • 한국태양에너지학회:학술대회논문집
    • /
    • 2008.04a
    • /
    • pp.43-48
    • /
    • 2008
  • Through simulations and field experiment on A.C. parallel operation of both Utility Interactive Photovoltaic System and Diesel Engine Revolving Field Type Synchronous Generator, following factors have been found. First, the inverter should be operated in three modes of frequency(mode.1: ${\pm}$0.3Hz, mode.2: ${\pm}$1Hz, mode.3: ${\pm}$2Hz) as default, considering properties of operating Synchronous Generator. Second, as a result of supplying 13.5kW of residual power, it has been found that Synchronous Generator takes the power input only as reactive power, because it was electrically stable with frequency of 60.14Hz and high voltage of 222.3V even when power factor was -0.94. Besides, it was mechanically stable, too, because the quake, noise, and temperature of Synchronous Generator in this case were 7.5mm/s, 97dB, and $6^{\circ}C$ respectively, which were lower than normal load connection of 145.6kW; 11.03mm/s. Thus, load share of Revolving Field Type Synchronous Generator reduces according to the supply of Photovoltaic System to the load power. In this experiment, 200kW of Synchronous Generator and 40kW of Photovoltaic System were operated in parallel. The load share was 20% in maximum. and 11.1lit/hr of fuel was saved.

  • PDF

Development of Switching Power Module with Integrated Heat Sink and with Mezzanine Structure that Minimizes Current Imbalance of Parallel SiC Power Semiconductors (SiC 전력반도체의 병렬 구동 시 전류 불균형을 최소화하는 Mezzanine 구조의 방열일체형 스위칭 모듈 개발)

  • Jeong-Ho Lee;Sung-Soo Min;Gi-Young Lee;Rae-Young Kim
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.28 no.1
    • /
    • pp.39-47
    • /
    • 2023
  • This paper applies a structural technique with uniform parallel switch characteristics in gates and power loops to minimize the ringing and current imbalance that occurs when a general discrete package (TO-247)-based power semiconductor device is operated in parallel. Also, this propose a heat sink integrated switching module with heat sink design flexibility and high power density. The developed heat dissipation-integrated switching module verifies the symmetry of the parasitic inductance of the parallel switch through Q3D by ansys and the validity of the structural technique of the parallel switch using the LLC resonant converter experiment operating at a rated capacity of 7.5 kW.

Design of High-performance Parallel BCH Decoder for Error Collection in MLC Flash Memory (MLC 낸드 플래시 메모리 오류정정을 위한 고속 병렬 BCH 복호기 설계)

  • Choi, Won-Jung;Lee, Je-Hoon;Sung, Won-Ki
    • The Journal of the Korea Contents Association
    • /
    • v.16 no.3
    • /
    • pp.91-101
    • /
    • 2016
  • This paper presents the design of new parallel BCH decoder for MLC NAND flash memory. The proposed decoder supports the multi-byte parallel operations to enhance its throughput. In addition, it employs a LFSR-based parallel syndrome generator for compact hardware design. The proposed BCH decoder is synthesized with hardware description language, VHDL and it is verified using Xilinx FPGA board. From the simulation results, the proposed BCH decoder enhances the throughput by 2.4 times than its predecessor employing byte-wise parallel operation. Compared to the other counterpart employing a GFM-based parallel syndrome generator, the proposed BCH decoder requires the same number of cycles to complete the given works but the circuit size is reduced to less than one-third.

Design of Web Based Parallel I/O Control System Using IEEE 1284 Operating Modes (IEEE 1284 동작 모드를 사용하는 웹 기반 병렬 I/O 제어 장치의 설계)

  • Chang, Ho-Sung
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.11 no.3
    • /
    • pp.991-996
    • /
    • 2010
  • In this paper, we designed a parallel I/O control system using IEEE 1284 operating modes and implemented remote control communication under the internet environment. The IEEE 1284 standard defines an interface compatible with several distinct operation modes and brings higher performance to the PC parallel port. Therefore, parallel port devices become easier to configure and simplify interface because new operating systems bring PnP function to the parallel port with the Device/ID identification sequence. With these enhancements, the parallel port become an even better low-cost, readily available I/O port on the PC.

A Study on Parallel Operation of PWM Inverters for High Speed and High Power Motor Drive System (초고속 및 대용량 전동기 구동을 위한 PWM 인버터 병렬 운전에 관한 연구)

  • Cho, Un-Kwan;Yim, Jung-Sik;Sul, Seung-Ki
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.15 no.3
    • /
    • pp.244-251
    • /
    • 2010
  • High speed motors have been widely used in industries to reduce system size and improve power conversion efficiency. However, the high speed motors sometimes suffer from core losses caused by PWM current ripple; noting that the phase inductance, $L_s$, of high speed motor is smaller than that of ordinary motors. In the proposed topology, three PWM inverters are connected in parallel through nine coupled inductors. Compared to the PWM current ripple of the conventional single inverter system, that of the proposed scheme can be conspicuously reduced without the voltage drop at the inductors. In this paper a theoretical analysis of the output voltage of the proposed topology is presented, and then the validity of the proposed method is verified by experimental results.

A Parallel Matching in AI Production Systems (인공지능 생성시스템에서의 병렬 매칭)

  • 강승일;윤종민;정규식
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.32B no.3
    • /
    • pp.89-99
    • /
    • 1995
  • One of the hardest problems that limit real application of production system is its slowness. One way to overcome this problem is to speed up the matching operation which occupies more than 90% of the total execution time. In this paper, we try to speed up the matching operation with parallel execution of a typical pattern matching algorithm, RETE, in a multiprocessor environment, This requires not only to make partitions of the rules but also to allocate the partitioned rules to processors, respectively. A partition strategy is proposed to make groups of similar rules by evaluating the similarity of rules according to the number of common conditions between rules. An allocation strategy is proposed to make the load of each processor even by assigning the different priority to the group of rules according to the expected amount of time required for matching operation. To compare with the existing methods, we perform simulation using OPS5 sample programs. The simulation results show that the proposed methods can improve the performance of production system.

  • PDF

A STUDY ON PARALLEL OPERATION OF TWO 3-PHASE PWM CONVERTERS (3상 PWM 컨버터의 병렬운전에 관한 연구)

  • Min, B.G.;Ryu, S.P.;Baek, B.S.;Shin, H.J.;Kim, Y.P.;Kim, D.U.
    • Proceedings of the KIEE Conference
    • /
    • 1998.11a
    • /
    • pp.156-158
    • /
    • 1998
  • This paper presents parallel operation of two 3-phase PWM converters whose Power and control schemes can be directly applied to a large capacity system. This paper describes power circuit, dc voltage regulation, input power factor correction and balancing load control of two converters. Switching device Is IGBT and CPU of control is 32-bit floating point DSP for real time instantaneous control. Simulations and experimental results for 20kw model conform the validity of proposed schemes.

  • PDF