• 대한전자공학회논문지SD
• /
• 제47권3호
• /
• pp.18-27
• /
• 2010

본 논문에서는 offset self-calibration 기법을 적용한 7-bit 1GSPS folding-interpolation A/D 변환기를 제안한다. 제안하는 A/D 변환기는 folding rate 2, interpolation rate 8의 1+6 구조로 고속 동작에 적합하게 설계되었다. 또한 offset self-calibration 회로를 설계하여 공정 mismatch, 기생 저항, 기생 캐패시턴스 등에 의한 offset-voltage의 변화를 감소시켜 A/D 변환기의 성능 특성을 향상 시켰다. 제안하는 A/D 변환기는 1.2V 65nm 1-poly 6-metal CMOS 공정을 사용하여 설계 되었으며 유효 칩 면적은 $0.87mm^2$, 1.2V 전원전압에서 약 110mW의 전력소모를 나타내었다. 측정 결과 샘플링 주파수 800MHz, 입력 주파수 250MHz에서 39.1dB의 SNDR 특성을 보여주었으며, offset self-calibration 회로를 사용 하지 않은 A/D 변환기에 비해 SNDR이 약 3 dB 향상되었다.

• 대한기계학회논문집A
• /
• 제30권2호
• /
• pp.141-148
• /
• 2006

In this paper, a new offset algorithm for closed 2D lines with islands is introduced and the result is illustrated. The main point of the proposed algorithm is that every point is set to be an offset by using bisectors, and then invalid offset lines, which are not to be participated in offsets, are detected in advance and handled with an invalid offset edge handling algorithm. As a result, raw offset lines without local invalid loops are generated. The proposed offset method is proved to be robust and simple, moreover, has a near O(n) time complexity, where n denotes the number of input lines. In addition, the proposed algorithm has been implemented and tested with 2D lines of various shapes.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 학술회의 논문집 정보 및 제어부문 B
• /
• pp.1022-1030
• /
• 2003

In this paper we propose a efficient offset curve construction algorithm for $C^0$-continuous Open and Closed 2D sequence curve with line segment in the plane. One of the most difficult problems of offset construction is the loop problem caused by the interference of offset curve segments. Prior work[1-10] eliminates the formation of local self-intersection loop before constructing a intermediate(or raw) offset curve, whereas the global self-intersection loop are detected and removed explicitly(such as a sweep algorithm[13]) after constructing a intermediate offset curve. we propose an algorithm which removes global as well as local intersection loop without making a intermediate offset curve by forward tracing of tangential circle. Offset of both open and closed poly-line segment sequence curve in the plane constructs using the proposed approach.

• 대한전자공학회논문지SD
• /
• 제43권10호
• /
• pp.97-103
• /
• 2006

본 논문에서는 무선 수신기용 down-conversion mixer에서 발생하는 2차 비선형과 DC-offset 문제를 향상시키는 방법을 제시하였다. 제안 된 회로에서는 간단한 수식적인 분석으로부터 2차 혼변조 왜곡 성분과 DC-offset 성분은 duty cycle 조절을 통하여 제거 될 수 있음을 알 수 있었다. 제안 된 방법을 가지고 $0.13{\mu}m$ RF CMOS 공정을 사용하여 출력 저항에 5%의 오차를 어 모의실험을 수행하여 보았다. 실험 결과 출력 저항에 5%의 오차를 주었을 때, IIP2(second-order input intercept point)와 DC-offset은 각각 2.04dBm와 22mV의 값을 가졌으나, 여기에서 제안된 방법을 통하여 IIP2는 38.8dBm로, DC-offset은 $777{\mu}V$로 각각 향상됨을 확인 할 수 있었다.

• 한국위성정보통신학회논문지
• /
• 제12권1호
• /
• pp.125-131
• /
• 2017

본 논문에서는 이동통신, 무인기 통신, 차량 간 통신 등에 이용될 수 있는 효율적인 단말 간 직접통신 (D2D: device-to-device)을 위한 동기 프리앰블 (preamble) 구조를 제안하고 성능을 비교한다. 단말 간 직접 통신을 위해서는 향상된 주파수 및 시간 동기 요구 성능을 만족 시킬 수 있어야 하며, 본 논문에서는 이를 위한 프리앰블 구조를 제안한다. 주파수 영역에서 하나 걸러 하나씩의 부반송파에는 신호를 전송하지 않는 대신, 나머지 부반송파에서는 심볼 당 에너지를 2배로 전송하는 제안하는 구조가 기존 LTE D2D 프리앰블 구조에 비해 주파수 옵셋 추정 성능은 유지하면서도 시간 옵셋 추정 성능을 크게 향상시킴을 확인하였다.

• 한국기계가공학회지
• /
• 제16권3호
• /
• pp.1-8
• /
• 2017

Tool path generation is a part of process planning in 3D printing. This is done before actual printing by a computer rather than an AM machine. The mesh geometry of the 3D model is sliced layer-by-layer along the Z-axis and tool paths are generated from the sliced layers. Each 2-dimensional layer can have two types of printing paths: (i) shell and (ii) infill. Shell paths are made of offset loops. During shell generation, twists can be produced in offset loops which will cause twisted tool paths. As a twisted tool path cannot be printed, it is necessary to remove these twists during process planning. In this research, An algorithm is presented to remove twists from the offset loops. To do so the path segments are traversed to identify twisted points. Outer offset loops are represented in the counter-clockwise segment order and clockwise rotation for the inner offset loop to decide which twisted loop should be removed. After testing practical 3D models, the proposed algorithm is verified to use in tool path generation for 3D printing.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2008년도 춘계학술대회 논문집
• /
• pp.333-334
• /
• 2008

• 한국CDE학회논문집
• /
• 제3권2호
• /
• pp.127-134
• /
• 1998

This paper presents d new algorithm to compute the offlet curve of a given planar parametric curve. We reduce the problem of computing an offset curve to that of intersecting a surface to a paraboloid. Given an input curve C(t)=(x(t), y(t))∈R², the corresponding surface D/sub c(t)/ is constructed symbolically as the envelope surface of a one-parameter family of tangent planes of the paraboloid Q:z=x²+y²along a lifted curve C(t)=(x(t), y(t), x(t)²+y(t)²∈Q. Given an offset distance d∈R, the offset curve C/sub d/(t) is obtained by the projection of the intersection curve of D/sub c(t)/ and a paraboloid Q:z=x²+y²-d² into the xy-plane.

• Journal of electromagnetic engineering and science
• /
• 제8권3호
• /
• pp.134-137
• /
• 2008

This paper proposes a novel quadrature VCO(QVCO) based on direct back-gate second harmonic coupling. The QVCO directly couples the current sources of the conventional LC VCOs through the back-gate instead of front-gate to generate quadrature signals. By the second harmonic injection locking, the two LC VCOs can generate quadrature signals without using on-chip transformer, or stability problem that is inherent in the direct front-gate second harmonic coupling. The proposed QVCO is implemented in $0.18{\mu}m$ CMOS technology operating at 2 GHz with 5.0 mA core current consumption from 1.8 V power supply. The measured phase noise of the proposed QVCO is - 63 dBc/Hz at 10 kHz offset, -95 dBc/Hz at 100 kHz offset, and -116 dBc/Hz at 1 MHz offset from the 2 GHz output frequency, respectively. The calculated figure of merit(FOM) is about -174 dBc/Hz at 1 MHz offset. The measured image band rejection is 46 dB which corresponds to the phase error of $0.6^{\circ}$.

• 패션비즈니스
• /
• 제20권4호
• /
• pp.153-171
• /
• 2016

With the advent of smart clothing for health care and sports, the sophisticated designs with curved seams are drawing attention. One of the problems in those clothing is to determine the design curves in 2D pattern, such that it corresponds to the lines on the intended 3D body. Moreover, the difficulty increases when the original pattern needs to be changed for various sizes and body types. We compare two methods of pattern enlargement in this paper: one is the offset/projection type, and the other is the split grading type. For the enlarged pattern with offset/projection type, the 3D surface offset was first adopted to transform the standard lower body to the target larger size; next, the design lines were projected to the new 3D surface, following which the 3D pattern was developed from the newly transformed 3D surface. In the second method, the enlarged pant patterns were developed by the split grading method. Here, a 3D pattern was developed from the initial body, and then enlarged to the target size by the conventional split grading method. Two feminine pants patterns were examined by 3D virtual fitting. We observed that the 3D offset/projection pants pattern was well fitted, having an evenly distributed surplus, as compared with the sample developed using the split grading method. The difference between the two patterns were apparent at the location where several curved lines merged.