• 제목/요약/키워드: 1:1 Verification

검색결과 4,004건 처리시간 0.036초

CodeAnt : 소프트웨어 검증 효율 향상을 위한 코드 슬라이싱 도구 (CodeAnt : Code Slicing Tool for Effective Software Verification)

  • 박민규;김동우;최윤자
    • 정보처리학회논문지:소프트웨어 및 데이터공학
    • /
    • 제4권1호
    • /
    • pp.1-8
    • /
    • 2015
  • 고안전성이 요구되는 소프트웨어의 경우 극히 낮은 확률로 발생하는 오류로 인하여 전체시스템의 안전에 치명적인 상황을 야기할 수 있으므로, 철저한 안전성 검증이 요구된다. 하지만 모든 가능한 실행경로를 고려해야 하는 안전성 검증은 고비용이 발생한다는 단점이 있다. 본 논문에서는 안전성 검증의 고비용 문제를 개선하기 위해 안전성 특질을 기준으로 코드 슬라이싱 기법[1]을 구현한 도구를 개발하였다. 개발한 도구를 OSEK/VDX[2] 기반의 개방형 차량 전장용 운영체제인 Trampoline[3] 소스코드에 적용한 결과 분석 대상의 코드의 크기를 평균 71% 줄일 수 있었고, 실제 검증을 수행했을 시에도 도구 적용 이전보다 검증 비용을 절감할 수 있었음을 보였다.

On Effective Speaker Verification Based on Subword Model

  • Ahn, Sung-Joo;Kang, Sun-Mee;Ko, Han-Seok
    • 음성과학
    • /
    • 제9권1호
    • /
    • pp.49-59
    • /
    • 2002
  • This paper concerns an effective text-dependent speaker verification method to increase the performance of speaker verification. While various speaker verification methods have already been developed, their effectiveness has not yet been formally proven in terms of achieving acceptable performance levels. This paper proposes a weighted likelihood procedure along with a confidence measure based on subword-based text-dependent speaker verification. Our aim is to remedy the low performance problem in speaker verification by exploring a means to strengthen the verification likelihood via subword-based hypothesis criteria and weighted likelihood method. Experimental results show that the proposed speaker verification method outperforms that of the speaker verification scheme without using the proposed decision by a factor of up to 1.6 times. From these results, the proposed speaker verification method is shown to be very effective and to achieve a reliable performance.

  • PDF

Two Verification Phases in Multimedia Authoring Modeling

  • Wijaya, Marvin Chandra;Maksom, Zulisman;Abdullah, Muhammad Haziq Lim
    • Journal of information and communication convergence engineering
    • /
    • 제19권1호
    • /
    • pp.42-47
    • /
    • 2021
  • Multimedia Authoring Tool is a tool for creating multimedia presentations. With this tool, a user can produce playable multimedia documents. A Multimedia Authoring Tool requires input in the form of a spatial layout and a temporal layout. Users can make many mistakes in creating multimedia presentations and verification is required in the Multimedia Authoring process in order to produce multimedia documents. In this study, two verification phases are proposed: Time Computation and Spatiotemporal Conflict Verification. In the experiment conducted for this study, two kinds of verification were carried out: The use of single-phase verification and the use of double-phase verifications. By using these two types of verification, it became easier to successfully detect errors in the spatial and temporal layouts, and the types of verification have also been successful in increasing the success of error detection.

Test Plan for Anti-Jamming System Performance Evaluation

  • Park, Ji-Hee;Kwon, Seung Bok;Shin, Dong-Ho
    • Journal of Positioning, Navigation, and Timing
    • /
    • 제4권1호
    • /
    • pp.17-23
    • /
    • 2015
  • With the increase in the risk of GPS jamming, the development and application of anti-jamming GPS techniques have been actively performed. As the objective performance verification of developed techniques is important, equipment development for verification and discussion on anti-jamming performance test method and procedure have also been conducted. However, most tests are related to the specification of equipment and therefore detailed procedure of the performance verification of an anti-jamming system needs to be developed. In this study, requirements for anti-jamming performance verification were described, and test configurations and performance evaluation items depending on three kinds of test methods (lab test, basic outdoor test, and chamber test) were suggested for anti-jamming performance verification.

통합시험환경 모델 검증 자동화 설계 (Design of Automatic Model Verification for System Integration Laboratory)

  • 양승구;조연제;조경용;류창명
    • 한국항행학회논문지
    • /
    • 제23권5호
    • /
    • pp.361-366
    • /
    • 2019
  • 항공전자시스템을 개발하는 과정에서 개별 구성품의 기능 및 연동 검증을 위한 통합시험환경(SIL; system integration laboratory)을 구성한다. 이러한 SIL의 구성품 개별 검증 및 시스템 통합 시 각 탑재장비의 기능 및 연동을 모의하는 SIL 모델을 개발하여 이용한다. SIL 모델은 실 장비와 연동되기 전 연동통제문서(ICD; interface control document)에 정의된 모든 데이터에 대해 선 검증되어야하며 ICD 변경 혹은 기능 변경 발생 시에도 재 검증되어야한다. 하지만 SIL모델의 검증의 수동 수행 시 개별 SIL모델의 검증에도 상당한 시간이 소요된다. 이러한 시간상의 문제로 ICD 변경이나 일부 기능 변경 시에는 SIL 모델의 영향성을 판단하여 선택적 회귀시험이 이루어지곤 한다. 본 논문에서는 이러한 SIL 모델의 검증에 소요되는 시간을 최소화하여 회귀시험 수행 시 모든 시험항목의 검증이 가능하도록 SIL 모델 검증 자동화 방안을 설계하고 설계에 따른 SIL 모델 검증 자동화도구를 개발하여 SIL 모델 검증자동화 설계의 유용성을 검증하였다.

Energy-Efficient Algorithm for Assigning Verification Tasks in Cloud Storage

  • Xu, Guangwei;Sun, Zhifeng;Yan, Cairong;Shi, Xiujin;Li, Yue
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제11권1호
    • /
    • pp.1-17
    • /
    • 2017
  • Mobile Cloud Computing has become a promising computing platform. It moves users' data to the centralized large data centers for users' mobile devices to conveniently access. Since the data storage service may not be fully trusted, many public verification algorithms are proposed to check the data integrity. However, these algorithms hardly consider the huge computational burden for the verifiers with resource-constrained mobile devices to execute the verification tasks. We propose an energy-efficient algorithm for assigning verification tasks (EEAVT) to optimize the energy consumption and assign the verification tasks by elastic and customizable ways. The algorithm prioritizes verification tasks according to the expected finish time of the verification, and assigns the number of checked blocks referring to devices' residual energy and available operation time. Theoretical analysis and experiment evaluation show that our algorithm not only shortens the verification finish time, but also decreases energy consumption, thus improving the efficiency and reliability of the verification.

Automatic Speech Database Verification Method Based on Confidence Measure

  • Kang Jeomja;Jung Hoyoung;Kim Sanghun
    • 대한음성학회지:말소리
    • /
    • 제51호
    • /
    • pp.71-84
    • /
    • 2004
  • In this paper, we propose the automatic speech database verification method(or called automatic verification) based on confidence measure for a large speech database. This method verifies the consistency between given transcription and speech using the confidence measure. The automatic verification process consists of two stages : the word-level likelihood computation stage and multi-level likelihood ratio computation stage. In the word-level likelihood computation stage, we calculate the word-level likelihood using the viterbi decoding algorithm and make the segment information. In the multi-level likelihood ratio computation stage, we calculate the word-level and the phone-level likelihood ratio based on confidence measure with anti-phone model. By automatic verification, we have achieved about 61% error reduction. And also we can reduce the verification time from 1 month in manual to 1-2 days in automatic.

  • PDF

Verification of Safety Critical Software

  • Son, Ki-Chang;Chun, Chong-Son;Lee, Byeong-Joo;Lee, Soon-Sung;Lee, Byung-Chai
    • Nuclear Engineering and Technology
    • /
    • 제28권6호
    • /
    • pp.594-601
    • /
    • 1996
  • To assure quality of safety critical software, software should be developed in accordance with software development procedures and rigorous software verification and validation should be performed. Software verification is the formal act of reviewing, testing or checking, and documenting whether software components comply with the specified requirements for a particular stage of the development phase [1]. New software verification methodology was developed and was applied to the Shutdown System No. 1 and 2(SDS1,2) for Wolsong 2, 3 and 4 nuclear power plants by Korea Atomic Energy Research Institute(KAERI) and Atomic Energy of Canada Limited(AECL) in order to satisfy new regulation requirements of Atomic Energy Control Board(AECB). Software verification methodology applied to SDS1 for Wolsong 2, 3 and 4 project will be described in this paper. Some errors were found by this methodology during the software development for SDS1 and were corrected by software designer. Output from Wolsong 2, 3 and 4 project have demonstrated that the use of this methodology results in a high quality, cost-effective product.

  • PDF

공공도서관 목록데이터의 중복검증에 관한 연구 - 부산 지역 G도서관 사례를 중심으로 - (A Study on Duplication Verification of Public Library Catalog Data: Focusing on the Case of G Library in Busan)

  • 송민건;이수상
    • 한국도서관정보학회지
    • /
    • 제55권1호
    • /
    • pp.1-26
    • /
    • 2024
  • 본 논문은 아이템 기반으로 작성된 공공도서관의 목록데이터에 대해 중복검증 알고리즘을 적용하여 서지레코드의 통합방안을 도출하고자 하였다. 이를 위하여 부산 지역에서 비교적 최근에 개관한 G도서관을 선정하였다. G도서관의 OPAC 데이터를 웹 크롤링을 통해 수집한 다음, 한국문학(KDC 800) 다권본 도서를 선별하고 KERIS의 중복검증 알고리즘을 적용하였다. 검증 결과를 바탕으로 2차에 걸친 데이터 교정 작업을 진행한 이후, 중복검증률은 95.53%에서 98.27%로 총 2.74% 상승하였다. 데이터 교정 후에도 유사/불일치 판정을 받은 24권은 개정판, 양장본 등 별도의 ISBN을 부여받고 출판된 다른 판본의 자료로 확인되었다. 이를 통해 목록데이터 교정 작업을 통해 중복검증률의 개선이 가능함을 확인하였으며, 공공도서관의 중복된 아이템 레코드들을 구현형 레코드로 전환하기 위한 도구로서 KERIS 중복검증 알고리즘의 활용 가능성을 확인하였다.

Analysis of Verification Methodologies Based on a SoC Platform Design

  • Lee, Je-Hoon;Kim, Sang-Choon
    • International Journal of Contents
    • /
    • 제7권1호
    • /
    • pp.23-28
    • /
    • 2011
  • In a SoC (system-on-chip) design, a design complexity is a big bottleneck. In order to overcome the design complexity, platform based design method is widely adopted for designers. Most complex SoCs need a heterogeneous design development environment for hardware and software co-design. In this paper, we discuss about some kinds of verification approaches with platform based design methodology at various abstraction levels of SoC design. We separate the verification process to two steps according to the different levels of verification. We employ a flexible SoC design environment to support simultaneous hardware and software development. We demonstrate the verification strategy of a target SoC design, IEEE 802.11a WLAN SoC.