1 |
J. Bieger, S. A. Huss, M. Jung, S. Klaus, and T. Steininger, “Rapid prototyping for configurable systemon-chip platforms – a simulation based approach,” Proc. of the 17th Int'l Conf. on VLSI Design, pp. 577-584, 2004.
DOI
|
2 |
T. Li, S. Li, J. Yu, and Y. Guo, “A novel collaborative verification environment for SoC co-verification,” Proc. of the 11th Int'l Conf. on Computer Supported Cooperative Work in Design, pp. 145-150, 2007.
DOI
|
3 |
Dynalith Systems, iPROVE: A Block Design and Verification Platform, 2003.
|
4 |
K. Ahn, S. Kim, J. Kim, and C. Min, Implementation of a flexible development platform for simultaneous support of software and hardware development flow, Proc. of ASICON, Vol. 2, pp. 881-885, 2005.
DOI
|
5 |
Milan Saini and Ross Nelson, “Today’s platform FPGA systems require a proven co-verification methodology,” http://www.mentor.com/products/fv/techpubs/
|
6 |
H. Lee, J. Lee, S. M. Kim, and K. Cho, “Implementation of IEEE 802.11a Wireless LAN,” Proc. of 3rd Int'l Conf. on Convergence and Hybrid Information Technology, pp. 291-296, 2008.
DOI
|
7 |
Dynalith Systems, Probase : A Block Design and Verification Platform, http://www.dynalith.com, 2003.
|
8 |
S. Yoo, G. Nicolescu, L. Gauthier, and A. Jerraya, “Automatic generation of fast timed simulation models for operating systems in SoC design,” Proc. of DATE, pp. 620-627, 2002.
DOI
|
9 |
J. Bergeron, Ed., Writing Testbenches: Functional Verification of HDL Models, Kluwer Academic Publishers, London, 2000.
|
10 |
Y. Nakamura, K. I. Hosokawa, I. Kuroda, K. Yoshikawa, and T. Yoshimura, “A fast hardware/software coverification method for system-on-chip by using C/C++ simulator and FPGA emulator with shared register communication,” Proc. of DAC, pp. 299-304, 2004.
DOI
|