• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.4
• /
• pp.120-126
• /
• 1989

IC chip layout pattern recognition algorithms using image processing techniques are being developed for the automation of manufacturing and inspecting chips. Recognitioin of chip pattern requires feature extraction from nach rrame of chip image adn needs to match the feature data through all frames. In this paper, vertex position and form having layout information are extracted by the feature straightening algorithm, and global coordinates of layout pattern are extracted by the feature straightening algorithm, and global coordinates of layout pattern are obtainnd by vertex form matching from the overlapped area of neighbour frame.

• Journal of the Korea Society for Simulation
• /
• v.23 no.4
• /
• pp.65-74
• /
• 2014

IEEE 802.11n standard has introduced the new schemes in MAC and PHY layers to improve network throughput. Frame aggregation and Block ACK are mainly defined to increase the efficiency of the MAC layer. There exists still problem in IEEE 802.11n. When block ACK request and/or response frames are missing or received in error, the sender does not know the status (success/failure) of each frame in the aggregated large frame and retransmits all the frames. This can cause a lower network performance. To solve this problem, we propose a new effective scheme, called reduced retransmission of MPDUs (RRM) scheme. In the proposed scheme, when a sender does not receive a block ACK response frame, it just transmits a next data frame and requests a block ACK. Therefore, it can retransmits the erroneous frames. Performance of the proposed scheme is investigated by simulation. Our results show that the proposed scheme is very effective and improves the performance under a wide range of channel error conditions.

• Proceedings of the Korean Information Science Society Conference
• /
• 1999.10c
• /
• pp.9-11
• /
• 1999

3차원 그래픽 랜더링 파이프라인(3D Graphics Rendering Pipeline)은 크게 지오메트리 프로세싱(Geometry Processing)과 레스터라이제이션(Rasterization)으로 구성되어 있다. 본 논문에서는 래스터라이저와 프레임버퍼사이의 대역폭으로 인한 병목점을 분석하고, 그 한계를 극복해 낼 수 있도록 프로세서 메모리 집적구조를 이용하여 랜더링 시스템을 설계, 성능 분석한다. 프레임버퍼의 집적으로 인한 메모리 대역폭을 이용하기 위해, 각 픽셀 처리에 필요한 로직을 포함하는 SIMD 타입의 픽셀 처리 프로세서가 메모리 어레이와 밀결합(tightly coupled)된다. 제안하는 구조는 래스터라이저 로직과 프레임 버퍼가 단일 칩으로 구성되었고, 텍스쳐 매핑, 범프 매핑, 안티알리아싱, 깊이 버퍼를 지원하며 초당 5백만 이상의 삼각형을 처리할 수 있는 고성능 랜더링 시스템이다.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.10 no.10
• /
• pp.1767-1772
• /
• 2006

Computer-generated integral imaging system is an auto-stereoscopic display system that users can see and feel the stereoscopic images when they see the pre-rendered elemental images through a lens array. The process of constructing elemental images using computer graphics is called image mapping. Viewpoint vector rendering (VVR) method is one of the image mapping algorithm specially designed for real-time graphics applications, which would not be affected by the size of the rendered objects or the number of elemental lenses used in the integral imaging system. This paper describes a new VVR framework which improved its rendering performance considerably. It also compares the previous VVR implementation with the new VVR work utilizing GPU and shows that newer implementation shows pretty big improvements over the old method.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.02a
• /
• pp.449-449
• /
• 2013

최근 반도체 소자의 집적회로는 점점 복잡해지고 있는 반면, 소자의 크기는 작아지고 있으며 그로 인해 패드의 크기가 작아지고 패드사이의 간격 또한 협소해지고 있다. 따라서 웨이퍼 단계에서 제조된 집적회로의 불량여부를 판단하기위한 검사 장비인 프로브카드(Probe Card)의 높은 집적도가 요구되고 있다. 하지만 기존의 MEMS 공법으로 제작되는 프로브 빔은 복잡한 제조 공정과 높은 생산비용, 낮은 집적도의 문제점을 가지고 있다. 본 연구에서는 이러한 문제점을 해결하기 위하여 간단한 제조 공정과 낮은 생산비용, 높은 집적도를 가지는 프로브 빔을 개발하기 위하여 절연절단 방식으로 BeCu (Beryllium-Copper) 프로브 빔을 제작하였다. 낮은 소비 전력으로 우수한 프로브 빔 어레이를 제작하기 위해서 가장 고려해야할 대상은 프로브 빔의 재료와 구조(형상)이다. 절연전단 방식으로 프로브 빔을 형성할 때 요구되는 Fusing current는 프로브 빔의 구조(형상)에 크게 영향을 받는다. 낮은 Fusing current는 소비 전력을 줄여주고, 절연절단으로 형성되는 프로브 빔의 단면(끝)을 날카롭게 하여 프로브 빔과 집적회로의 패드 간의 접촉 저항을 감소시킨다. 프로브 빔의 제작은 BeCu 박판을 빔 형태로 식각하여 제작하였으며, 실리콘 비아 홀(Via hole) 구조의 기판위에 정렬하여 soldering 공정을 통해 실리콘 기판과 BeCu 박판을 접합시켰다. 접합된 프로브 빔의 끝부분을 들어 올린 상태로 전류를 인가하여 stress free 상태로 만들어 내부 응력을 제거하였으며, BeCu 박판에 fusing current를 인가하여 BeCu 박판 프레임으로부터 제거를 하였다. 제작된 프로브 빔의 길이는 1.7 mm, 폭은 $50{\mu}m$, 두께는 $15{\mu}m$, 절단부의 단면적은 1$50{\mu}m^2$로 제작되었다. 그리고 프로브 빔의 절단부의 길이는 $50{\mu}m$ 부터 $90{\mu}m$까지 $10{\mu}m$ 증가시켜 제작되었다. 이후에 절연절단 공정에 요구되는 Fusing current를 측정하였고, 절연절단 후의 절단면의 형상을 SEM (Scanning Electron Microscope)장비를 통하여 확인하였다. 절단부의 길이가 $50{\mu}m$일 때 5.98A의 fusing current를 얻었으며, 절연절단 후 절단부 상태 또한 가장 우수했다. 본 연구에서 제안된 프로브 빔 제작 방법은 프로브카드 및 테스트 소켓(Test socket) 생산에 응용이 가능하리라 기대한다.

• Journal of Internet Computing and Services
• /
• v.12 no.5
• /
• pp.113-125
• /
• 2011

As information resources have become more various and the number of the resources has increased, knowledge customization on the social web has been becoming more difficult. To reduce the burden, we offer a framework for context-based similarity calculation for knowledge customization using ontology on the CBR. Thereby, we newly developed context- and intensity-based similarity calculation methods which are applied to extraction of the most similar case considered semantic similarity and syntactic, and effective creation of the user-tailored knowledge using the selected case. The process is comprised of conversion of unstructured web information into cases, extraction of an appropriate case according to the user requirements, and customization of the knowledge using the selected case. In the experimental section, the effectiveness of the developed similarity methods are compared with other edge-counting similarity methods using two classes which are compared with each other. It shows that our framework leads higher similarity values for conceptually close classes compared with other methods.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.18 no.2
• /
• pp.250-260
• /
• 1993

Packet Reservation Multiple Access(PRMA) protocol provides a very efficient mechanism for many number of voice and data terminals with bursty traffic characteristics to share efficiently a common transmission channel. This protocol, however, cannot operate in high load conditions. That is, there occurs a instability problem, since the reservation channel is allowed to shrink to zero. In this paper, a more stable PRMA protocol which can avoid such problems and integrates voice and data traffic efficiently is proposed. Also, the performance of the proposed protocol is analyzed by a computer simulation. According to the simulation results, it can be shown that the proposed protocol provides a more efficient mechanism for voice/data integration and ensures a more stable operation than conventional PRMA protocol in high load conditions.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.13 no.12
• /
• pp.2693-2700
• /
• 2009

This paper proposes an effective compression method to utilize the 3D integral image with large amount of data obtained by a lens array in various applications. The conventional compression methods for still images exhibit low performance in terms of coding efficiency and visual quality, since they cannot remove the correlation between elemental images. In the moving picture compression methods, 1D scanning techniques that produce a sequence of elemental images are not enough to remove the directional correlation between elemental images. The proposed method effectively sequences the elemental images from an integral image by the 2D referencing technique and compresses them using the multi-frame referencing of H.264/AVC. The proposed 2D referencing technique selects the optimal reference image according to vertical, horizontal, and diagonal correlation between elemental images. Experimental results show that compression with the sequence of elemental images presents better coding efficiency than that of still image compression. Moreover, the proposed 2D referencing technique is superior to the 1D scanning methods in terms of the objective performance and visual quality.

• Journal of KIISE:Computer Systems and Theory
• /
• v.34 no.8
• /
• pp.348-366
• /
• 2007

Capacity of modem storage devices is becoming larger than yesterday and integration of disk is increasing. It refers that physical errors can damage a lot of digital information on storage devices. So we propose file system test framework in this paper to test integrity and robustness of file systems. We develop the tool for generating bad sectors on disks and the tool which creates all physical errors defined in storage devices. We also develop the tool for immediately monitoring the condition of read and write execution on storage devices. So, by integrating those tools, we develop FORT, test framework for confirming robustness of file system. We analyze robustness of ext3 file systems by FORT. Lastly, we present draft of intelligent system merging file system and device driver's layer architecture.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.15 no.11
• /
• pp.2285-2291
• /
• 2011

In this paper, H.264 high profile intra frame encoder, which integrates intra prediction, context-based adaptive variable length coding(CAVLC), and DDR2 memory control module, is proposed. The designed encoder can be operated in 440 cycle for one-macroblock. In order to verify the encoder function, we developed the reference C from JM 13.2 and verified the developed hardware using test vector generated by reference C. The designed encoder is verified in the FPGA (field programmable gate array) with operating frequency of 200 MHz for DMA (direct memory access), operating frequency of 50 MHz of Encoder module, and 25 MHz for VIM(video input module). The number of LUT is 43099, which is about 20 % of Virtex 5 XC5VLX330.