• Title/Summary/Keyword: 전력 모드

Search Result 1,339, Processing Time 0.021 seconds

Implementation of Polymeric Thermo-optic Modulator using a New Vertical Asymmetric Optical Coupler (새로운 수직형 비대칭 광 결합구조를 이용한 폴리머 열광학 변조기 구현)

  • Lee, So-Yeong;Gwon, Jae-Yeong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.5
    • /
    • pp.39-48
    • /
    • 2000
  • We newly proposed a polymer based vertical asymmetric optical coupler, which was characterized by simple fabricating procedure and short coupling length. And we fabricated a thermo-optic modulator using the polymeric optical coupler. We optimized the proposed device by coupling characteristic analysis. In a TE polarized 1.33${\mu}{\textrm}{m}$ wavelength, we obtained very short coupling length(L=277.6${\mu}{\textrm}{m}$) with 0.4${\mu}{\textrm}{m}$ thickness of middle layer, high coupling efficiency(94%), and asymmetric vertical waveguides with n$_{u}$ = 1.522, n$_{l}$ = 1.51. We implemented vortical asymmetric thermo-optic modulator with lower inverted rib waveguide and upper slab waveguide. In the 600Hz bandwidth and 4.5㎽ input power, the extinction ratio of the mode was 17㏈ with an insertion loss of 4.5㏈.

  • PDF

Stacked Interleaved Buck DC-DC Converter With 50MHz Switching Frequency (Stacked Interleaved 방식의 50MHz 스위칭 주파수의 벅 변환기)

  • Kim, Young-Jae;Nam, Hyun-Seok;Ahn, Young-Kook;Roh, Jeong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.6
    • /
    • pp.16-24
    • /
    • 2009
  • In this paper, DC-DC buck converter with on-chip filter inductor and capacitor is presented. By operating at high switching frequency of 50MHz with stacked interleaved topology, we reduced inductor and capacitor sizes compared to previously published DC-DC buck converters. The proposed circuit is designed in a standard $0.5{\mu}m$ CMOS process, and chip area is $9mm^2$. This circuit operated at the input voltage of $3{\sim}5V$ range, the maximum load current of 250mA, and the maximum efficiency of 71%.

A Study on New DCM-ZVS DC-DC Converter (새로운 DCM-ZVS DC-DC 컨버터에 관한 연구)

  • Kwak, Dong-Kurl;Shim, Jae-Sun
    • Journal of IKEEE
    • /
    • v.16 no.2
    • /
    • pp.131-137
    • /
    • 2012
  • This paper is study on a new high efficiency DC-DC converter of discontinuous conduction mode (DCM) with zero voltage switching (ZVS). The converters of high efficiency are generally made that the power loss of the used semiconductor switching devices is minimized. The proposed converter is accomplished that the turn-on operation of switches is on zero current switching (ZCS) by DCM. The converter is also applicable to a new quasi-resonant circuit to achieve high efficiency converter. The control switches using in the converter are operated with soft switching, that is, ZVS and ZCS by quasi-resonant method. The control switches are operated without increasing their voltage and current stresses by the soft switching technology. The result is that the switching loss is very low and the efficiency of the converter is high. The soft switching operation and the system efficiency of the proposed DCM-ZVS converter are verified by digital simulation and experimental results.

The Design of DC-DC Converter with Green-Power Switch and DT-CMOS Error Amplifier (Green-Power 스위치와 DT-CMOS Error Amplifier를 이용한 DC-DC Converter 설계)

  • Koo, Yong-Seo;Yang, Yil-Suk;Kwak, Jae-Chang
    • Journal of IKEEE
    • /
    • v.14 no.2
    • /
    • pp.90-97
    • /
    • 2010
  • The high efficiency power management IC(PMIC) with DTMOS(Dynamic Threshold voltage MOSFET) switching device and DTMOS Error Amplifier is presented in this paper. PMIC is controlled with PWM control method in order to have high power efficiency at high current level. Dynamic Threshold voltage CMOS(DT-CMOS) with low on-resistance is designed to decrease conduction loss. The control parts in Buck converter, that is, PWM control circuits consist of a saw-tooth generator, a band-gap reference circuit, an DT-CMOS error amplifier and a comparator circuit as a block. the proposed DT-CMOS Error Amplifier has 72dB DC gain and 83.5deg phase margin. also Error Amplifier that use DTMOS more than CMOS showed power consumption decrease of about 30%. DC-DC converter, based on Voltage-mode PWM control circuits and low on-resistance switching device is achieved the high efficiency near 96% at 100mA output current. And DC-DC converter is designed with Low Drop Out regulator(LDO regulator) in stand-by mode which fewer than 1mA for high efficiency.

A Design of Three Switch Buck-Boost Converter (3개의 스위치를 이용한 벅-부스트 컨버터 설계)

  • Koo, Yong-Seo;Jung, Jun-Mo
    • Journal of IKEEE
    • /
    • v.14 no.2
    • /
    • pp.82-89
    • /
    • 2010
  • In this paper, a buck-boost converter using three DTMOS(Dynamic Threshold Voltage MOSFET) switching devices is presented. The efficiency of the proposed converter is higher than that of conventional buck-boost converter. DTMOS with low on-resistance is designed to decrease conduction loss. The threshold voltage of DTMOS drops as the gate voltage increases, resulting in a much higher current handling capability than standard MOSFET. In order to improve the power efficiency at the high current level, the proposed converter is controlled with PWM(pulse width modulation) method. The converter has maximum output current 300mA, input voltage 3.3V, output voltage from 700mV to 12V, 1.2MHz oscillation frequency, and maximum efficiency 90%. Moreover, the LDO(low drop-out) is designed to increase the converting efficiency at the standby mode below 1mA.

Analysis of the Electromagnetic Scattering of Resistive Strip Grating with Uniform Resistivity on a Grounded Dielectric Layer - H-Polarization Case - (접지된 유전체 위의 저항율이 일정한 저항띠 격자구조에 대한 전자파 산란 해석 - H-분극인 경우 -)

  • Tchoi Young-Sun;Yang Seung-In
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.3A
    • /
    • pp.321-327
    • /
    • 2006
  • In this paper, when a H-polarized plane wave is incident on the grating consisting of uniform resistive strips, electromagnetic scattering is analyzed using the moment of methods (MoM). The current density of each resistive strip on a grounded dielectric plane is fixed by zero at both edges. To satisfy the condition at both ends of each resistive strip, the induced surface current density is expanded in a series of cosine and sine functions. The scattered electromagnetic fields are expanded in a series of floquet mode functions. The boundary conditions are applied to obtain the unknown current coefficients. According to the variation of the involving parameters such as strip width and spacing and angle of the incident field, numerical simulations are performed by applying the Fourier-Galerkin moment method. The numerical results of the normalized reflected power for resistive strips case for zero and several resistivities are obtained.

Analysis of E-polarized Plane Wave Scattering by a Tapered Resistive Strip Grating in a Grounded Double Dielectric Layer (접지된 2중 유전체 사이의 저항 띠 격자 구조에 의한 E-분극 전자파 산란 해석)

  • Tchoi, Young-Sun;Yang, Seung-In
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.18 no.6 s.121
    • /
    • pp.656-663
    • /
    • 2007
  • In this paper, when a E-polarized plane wave is incident on the grating consisting of tapered resistive strips, electromagnetic scattering is analyzed using the method of moments(MoM). The induced current density of each resistive strip in a grounded double dielectric layer is expected to blow up at both edges. To satisfy this, the induced surface current density is expanded in a series of Chebyshev polynomials of the second kind. The scattered electromagnetic fields are expanded in a series of Floquet mode functions. The boundary conditions are applied to obtain the unknown current coefficients. According to the variation of the involving parameters such as strip width and spacing and angle of the incident field, numerical simulations are performed by applying the Fourier-Galerkin moment method. The numerical results of the normalized reflected power for resistive strips case for several resistivities are obtained.

Analysis of Resonant Slots in the Narrow Wall of a Rectangular Waveguide (구형 도파관 측벽 공진 슬랏의 특성 해석)

  • 박정호;김민준
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.3 no.1
    • /
    • pp.23-28
    • /
    • 1999
  • Rectangular waveguide slot antenna which has simple structure, high efficiency, high trust and small size, is extending in a field of application such as many Radar and Microwave communication. A slot cut into a wall of waveguide is propagated electromagnetic wave to free space it interrtupts the flow of current inner conductor of waveguide. Therefore incident of slot, cutdepth, width, length, i.e. are important parameter of characteristic change of the slot antenna. Result from difficulty of theoretical analysis about slot frequently experimental measured data useful design and manufacture have been accomplished. In this paper, we find the suitable method of analysis that compare two analysis results with measured result of established literature - admittance of slot be solved by propagated power from electric field distribution of slot and mode current computation and accomplishment of computable chart which hasresonant length and cutdepth, incident of slot, i.e. and use the HFSS which applyed finite-element method obtain equal slot analyed method.

  • PDF

The Design of Planar Beam Tilt Antenna for Satellite up-link Communication in Ka-band (Ka-band 위성통신 up-link 용 평면형 빔틸트 안테나의 설계)

  • Lim, Gye-jae
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.5 no.3
    • /
    • pp.101-109
    • /
    • 2012
  • Because the installation problem of parabola antenna that is tilted to 45 degree when this antenna is installed at the area of middle latitude, the study on planar antenna in place of parabola antenna is made rapid progess. Especially, The development of the planar antenna for VSAT is needed depending on the increased Ka-band satellite communications. In this paper, in order to meet with these performances, an array antenna consisting of the vertical polarized waveguide longitudinal slots based on the leaky-wave mode of traveling wave antenna is proposed. Especially, for the lower sidelobe level, the design method of the radiation power distribution control using the different slot widths is proposed. An array antenna consisting of 32 leakywave waveguide antennas is showing 35.16 dBi of gain, 2.5 degree of beamwidth at azimuth, below than -30 dB of sidelobe level, 45.8 degree of beam tilt angle in center frequency 30.2 GHz.

The Pattern Improvement of Leaky-wave Slot Array Antenna for Satellite Communications (위성통신용 슬롯배열 누설파 안테나의 패턴 개선)

  • Lim, Gye-Jae;Park, Jong-Seo
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.2 no.2
    • /
    • pp.69-77
    • /
    • 2009
  • Small size and low profile antenna for mobile vehicular-top-mounted is needed in satellite communication services such as DBS, Satellite Internet and VSAT. In middle latitudes, the development of an array antenna which has the conformal, low profile and 45 degree beam tilted configuration, and has the high gain with sharp beamwidth, low sidelobe and low loss is required for Ka band satellite communication. In this paper, in order to meet with these performances, an array antenna consisting of the vertical polarized waveguide longitudinal slots based on the leaky-wave mode of traveling wave antenna is proposed. Especially, for the lower sidelobe level the radiation power control using a design method of the different slot width is proposed. An array antenna consisting of 32 leakywave elements is showing 34.4 dBi of gain, 3.6 degree of beamwidth, below than -25 dB of sidelobe level, 43 degree of beam tilt angle in center frequency 20.0 GHz. Feed network designed by waveguide cooperated feed shows good performance of wideband and low loss.

  • PDF