• Proceedings of the KIEE Conference
• /
• 2008.07a
• /
• pp.1927-1928
• /
• 2008

가변 이득 및 차단주파수 특성을 가지는 5차 CMOS Gm-C 필터를 설계하였다. 설계된 필터는 CMOS 차동 트랜스컨덕터들로 구성하였으며 트랜스컨덕터들은 각각 전압 조정에 의하여 트랜스컨덕턴스 값이 변환되도록 설계하였다. 가변 차단주파수 특성은 외부잡음으로 발생할 수 있는 필터 차단주파수의 변형을 보상할 수 있고 한 개의 필터로써 다중대역 수신 단에 적용할 수 있도록 하고자 하였다. HSPICE 시뮬레이션 결과, 1.5MHz$\sim$3.5MHz의 차단주파수의 조정이 가능하였고 이득은 -2.8dB$\sim$2.6dB으로의 조정이 가능하였다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.26 no.5B
• /
• pp.639-644
• /
• 2001

본 논문에서는 저전압(2V) 동작이 가능하도록 high-swing cascode 방식을 이용한 능동소자를 제안하고, 이를 이용하여 400MHz의 차단주파수 특성을 나타내는 저역통과 능동필터를 설계하였다. 제안된 적분기는 이득특성에 영향을 주는 트랜스컨덕스값을 증가시키기 위해 CMOS 상보형 캐스코드 방식을 이용하여 구성되었다. 0.25$\mu\textrm{m}$ CMOS n-well 공정 파라미터를 이용한 Hspice 시뮬레이션 결과, 제안된 적분기는 2V 공급전압하에서 42dB의 이득값과 200MHz의 단위이득주파수 특성을 나타내었다. 또한 이를 이용하여 설계된 저역통과 능동필터는 400MHz의 차단주파수 특성을 나타내고 368MHz에서 416MHz까지 튜닝이 가능하였다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.32 no.7C
• /
• pp.658-666
• /
• 2007

In general, the earlier linear-phase MAXFLAT(maximally flat) lowpass FIR filters have the main disadvantage of a gain response in the half frequency band $(0{\leq}w{\leq}{\pi}/2)$ by the closed form transfer functions used in design techniques for realizing them. Moreover, most of them has existent problems as follows : ripple error in the stopband, gentle-cutoff attenuation, phase and group delay and inexact cutoff frequency response. It is due to the approximation algorithms such as Chebyshev norm and Remez exchange which are used to approach MAXFLAT and linear-phase characteristics in frequency domain. In this paper, a new mathematically closed-form transfer function is introduced for the design of MAXFLAT lowpass FIR filters which have the zero-phase and wideband-gain response. In addition, we verify that the closed-form transfer function is easily realized due to our generalized formulas derived newly by using MAXFLAT conditions including an arbitrary cutoff point. This method is, therefore, useful for "simple and quick designs". Conclusively, we propose a technique for the design of new zero-phase wideband MAXFLAT lowpass FIR filters which can achieve sharp-cutoff attenuation exceeding 250 dB almost everywhere.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.17 no.8
• /
• pp.867-880
• /
• 1992

In this paper, a circuit design techniques for Improving the voltage gain of the GaAs MESFET single amplifier is presented. Also, various types of existing current mirror and proposed current mirror of new configuration are compared. To obtain the high differential mode gain and low common mode gain, bootstrap gain enhancement technique Is used and common mode feedback Is employed In the design of differential amplifier. The simulation results show that designed differential amplifier has differential gain of 57.66dB, unity gain frequency of 23.25GHz. Also, differential amplifier using common mode feedback with alternative negative current mirror has CMRR of 83.S8dB, stew rate of 3500 V /\ulcorners.

• The Journal of the Acoustical Society of Korea
• /
• v.24 no.1
• /
• pp.38-42
• /
• 2005

CMOS analog lowpass filters using speech signal bandwidth for a Asymmetrical Digital Subscriver Line(ADSL) modem are presented. Designed active lowpass filters are composed of the CMOS complementary high-swing cascode stage which can increase transconductance of an active element. As a result, their cutoff frequency are 138kHz and 1,100kHz respectively. A low-voltage high-swing cascode integrator which improved on a gain and unit gain frequency used to design the filters. The designed filters are verified by HSPICE simulation with the $0.251{\mu}m\;CMOS\;n-well$ Parameter and a single 2.5V power supply.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.13 no.10
• /
• pp.4745-4750
• /
• 2012

In this paper a $6^{th}$ 1MHz~30MHz bandpass filter for Power line communication(PLC) modem receiver is designed using current mode synthesis method which is good to design the low-voltage and low-power filter. The designed bandpass filter is composed of cascade connecting between $3^{rd}$ Butterworth highpass filter and $3^{rd}$ Chebychev lowpass filter. As a core circuit in the current-mode filter, a current-mode integrator is designed with new architecture which can improve gain and unity gain frequency of the integrator. The gain and the unity gain frequency of the designed integrator is each 32.2dB and 247MHz. And the cutoff frequency of the designed $6^{th}$ bandpass filter can be controlled to 50MHz from 200KHz according to controlling voltage and the power consumption is 2.85mW with supply voltage, 1.8V. The designed bandpass filter was verified using a $0.18{\mu}m$ CMOS parameter.

• Journal of Korea Multimedia Society
• /
• v.10 no.1
• /
• pp.49-57
• /
• 2007

Recently, CMOS RF integration has been widely explored in the wireless communication area to save cost, power, and chip area. The direct conversion architecture, rather than a more conventional super-het-erodyne, has been an attractive choice for single-chip integration because of its many advantages. However, the direct conversion architecture has several fundamental problems to solve in achieving performance comparable to a super-heterodyne counterpart. In this paper, we describe a programmable filter for mobile communication terminals using a direct conversion architecture. The proposed filter can be implemented with the active-RC filter and programmed to meet the requirements of different communication standards, including GSM, DECT and WCDMA. The filter can be tuned to select a detail frequency by changing the gate voltage of the MOS resistors. The gain of the proposed architecture can be programmed from 27dB to 72dB using the filter gain and VGA in 3dB steps.

• Proceedings of the KIEE Conference
• /
• 2000.07e
• /
• pp.149-151
• /
• 2000

본 논문에서는 완전균형 상보형 적분기에서 그 이득과 단위이득 주파수 특성을 향상시킬 수 있는 high-swing cascode 구조를 이용한 새로운 적분기를 설계하였다. 설계된 high-swing cascode 적분기는 $0.25{\mu}m$ n-well CMOS 공정 파라미터를 이용하여 HSPICE 시뮬레이션 하였으면, 그 결과 제안된 회로는 2V 공급전압에서 전력소모는 1.04mW이고 차단주파수는 100MHz를 갖으며 이득은 51dB로서 이 적분기를 이용한 능동필터 설계시 요구조건인 40dB 이상의 이득 값을 만족한다.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2014.10a
• /
• pp.275-277
• /
• 2014

본 논문에서는 다양한 주파수 튜닝이 가능한 직접변환방식을 이용한 Gm-C 능동필터 회로를 설계하였다. 설계된 필터는 집적회로를 튜닝하여 요구되는 기준주파수 및 대역폭과 이득을 만족시킬 수 있다. 필터에 사용된 OTA회로는 전달 트랜스컨덕턴스 값을 외부전압으로 제어할 수 있도록 설계하여 다양한 주파수대역에서 사용할 수 있다는 장점을 가진다. 설계된 필터는 ripple 전압을 최소화 하고 이득 값을 높일 수 있는 Elliptic 필터를 사용하였다. 집적화를 위하여 수동필터를 능동필터로 변환할 수 Gyrator 방식을 이용하였다. HSPICE 시뮬레이션 결과, 외부전압을 1.0V~1.9V까지 변화를 주었을 때 1.4MHz ~ 2.8MHz의 차단주파수의 조정이 가능하였고 소비전력은 4.5mW~20mW임을 측정하였다.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.10 no.12
• /
• pp.3614-3621
• /
• 2009

In this paper, A CMOS low-voltage current mode integrator is designed. The designed current-mode integrator is based on linear cascode circuit that is newly proposed in this paper. When it is compared with gain(43.7dB) and unity gain frequency(15.2MHz) of the typical current-mirror type current-mode integrator, the proposed linear cascode current-mode integrator achieves high current gain(47.8dB) and unity gain frequency(27.8MHz). And a 5th Chebyshev current-mode filter with 7.03MHz cutoff frequency is designed. The designed all circuits are simulated by HSPICE using 1.8V-$0.18{\mu}m$ CMOS technology.