• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.19 no.6
• /
• pp.1399-1404
• /
• 2015

This paper analyzed the phenomenon of drain induced barrier lowering(DIBL) for the ratio of channel length vs. thickness of asymmetric double gate(DG) MOSFET. DIBL, the important secondary effect, is occurred for short channel MOSFET in which drain voltage influences on potential barrier height of source, and significantly affects on transistor characteristics such as threshold voltage movement. The series potential distribution is derived from Poisson's equation to analyze DIBL, and threshold voltage is defined by top gate voltage of asymmetric DGMOSFET in case the off current is 10^-7 A/m. Since asymmetric DGMOSFET has the advantage that channel length and channel thickness can significantly minimize, and short channel effects reduce, DIBL is investigated for the ratio of channel length vs. thickness in this study. As a results, DIBL is greatly influenced by the ratio of channel length vs. thickness. We also know DIBL is greatly changed for bottom gate voltage, top/bottom gate oxide thickness and channel doping concentration.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.10
• /
• pp.7-14
• /
• 2008

In this paper, we designed the HVIC(High Voltage Gate Driver IC) which has improved noise immunity characteristics and high driving capability. Operating frequency and input voltage range of the designed HVIC is up to 500kHz and 650V, respectively. Noise protection and schmitt trigger circuit is included in the high-side level shifter of designed IC which has very high dv/dt noise immunity characteristic(up to 50V/ns). And also, rower dissipation of high-side level shifter with designed short-pulse generation circuit decreased more that 40% compare with conventional circuit. In addition, designed HVIC includes protection and UVLO circuit to prevent cross-conduction of power switch and sense power supply voltage of driving section, respectively. Protection and UVLO circuit can improve the stability of the designed HVIC. Spectre and Pspice circuit simulator were used to verify the operating characteristics of the designed HVIC.

• Journal of Navigation and Port Research
• /
• v.40 no.3
• /
• pp.159-164
• /
• 2016

The goal of this study is to implement a communication system that can monitor the status of the nacelle using the power cable itself, without the dedicated communication lines such as an UTP cable and optical fiber for the offshore wind turbine. An inductive coupling powerline communication system for a MW class offshore wind turbine was proposed and its communication performance was demonstrated. The inductive couplers was designed for operation at up to 500 A using a ferrite composite materials. Field test was carried out on the wind farms of Jeju island. Using the iperf communication test program, we have obtained more than 15 Mbps data transmission rate through the 100 m power cable that was installed between the nacelle and the bottom of the power converter. In the data transmission stability test for a week, there was no failure ever. The minimum transmission rate was 15 Mbps and the average data rate was about 20 Mbps. Next, we have installed an infrared camera inside the nacelle in order to measure the temperature distribution and variation of the nacelle. The real-time thermal image taken by the camera was successfully sent to the monitoring system without error.