• Title/Summary/Keyword: 병렬시스템

Search Result 2,501, Processing Time 0.022 seconds

Design of Web-based Parallel Processing System using Performance-based Task Allocation (성능 기반 태스크 할당을 이용한 웹 기반 병렬처리 시스템의 설계)

  • Han, Youn-Hee;Park, Chan-Yeol;Jeong, Young-Sik;Hwang, Chong-Sun
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.27 no.3
    • /
    • pp.264-276
    • /
    • 2000
  • Recent advances of technologies make easy sharing various information and utilizing system resources on the Internet. Especially, code migration using applets of Java supports the distribution of programs on the web environment, and also browsers executing the applets guarantee the reliability of a migrated codes. In this paper, we describe the design and implementation of a web-based parallel processing system, which distributes migratable codes of a large job, makes the distributed codes to execute in parallel, and controls and gathers the results of each execution. The hosts participate in the computation reside on the Internet, spreaded out geographically, and the heterogeneity and the variability among them are severe. Thus, task allocation considering the performance differences and the adaptability to the severe variability are necessary. We present an adaptive task allocation algorithm applied to our system and the performance evaluation.

  • PDF

VIA-Based PC Cluster System for Efficient Information Retrieval (효율적인 정보 검색을 위한 VIA 기반 PC 클러스터 시스템)

  • Kang, Na-Young;Chung, Sang-Hwa;Jang, Han-Kook
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.29 no.10
    • /
    • pp.539-549
    • /
    • 2002
  • PC cluster-based Information Retrieval (IR) systems improve their performances by parallel processing of query terms using cluster nodes. However TCP/IP based communication used to exchange data between cluster nodes prevents the performance from being improved further. The user-level communication mechanisms solve the problem by eliminating the time-consuming kernel access in exchanging data between cluster nodes. The Virtual Interface Architecture (VIA) is one of the representative user-level communication mechanisms which provide low latency and high bandwidth. In this paper, we propose a VIA-based parallel IR system on a PC cluster. The IR system is implemented using the following three communication methods: Sealable Coherent Interface (SCI) based VIA, MPI on SCI based VIA, MPI on Fast Ethernet based VIA. Through experiments, the performances of the three methods are analyzed in various aspects.

Calculus of Communicating Systems Domain in PtolemyII (PtolemyII의 CCS 도메인)

  • 황혜정;김윤정;남기혁;김일곤;최진영
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.31 no.5_6
    • /
    • pp.335-346
    • /
    • 2004
  • PtolemyII is an environment that supports heterogeneous modeling and design of concurrent systems such as embedded system. PtolemyII has several Domains which are physical rules to determine the way of communicating between components. PtolemyII has 11 domains such as PetriNet, Timed Multitasking, SR etc. Components of System can be specified using appropriate domains for their properties. Communicating Sequential Processes(CSP) is implemented as formally designed CSP domain, in PtolemyII. But CCS didn't be implemented as a domain. It is a kind of Process Algebra language which can be used for specifying and verifying concurrent systems formally. Thus, in this paper we implemented CCS domain. And that permitted developers using PtolemyII to use the same modeling pattern used in PtolemyII and to make system specifications in the base of the formal semantics of CCS. This caused the diversity of PtolemyII domains and the power of expression was improved. This paper will explain the structure of CCS domain implemented in PtolemyII and the way of implementing it.

Performance Analysis of Service Model between server and client on PMSS System (PMSS 시스템에서 서버/클라이언트 간 서비스 모델의 성능분석)

  • Lee, Min-Hong;Kim, Kyung-Hoon;Nam, Ji-Seung
    • The KIPS Transactions:PartA
    • /
    • v.11A no.3
    • /
    • pp.207-212
    • /
    • 2004
  • This paper provides the higher user QoS(Quality of Service) by analyzing media service model between server and client in single VoD(Video on Demand) environment and applying it to parallel VoD environment. Media service model is divided into the Client Pull, Server Push, and IPP(Interleaving Pull & Push) model. A server sends data based on client's request in the Client Pull Model. A server one-sidedly sends data without client's request in the Server Pull model. And the WP model unites above two models. For a parallel VoD environment, We built the PMSS system which provides the parallel media streaming services that one client is simultaneously served by several servers. In the single and parallel VoD environment, We compare and analyze the performance of service models with respect to network delay and data size in buffer. In this experiment, we found that IPP service model keeps the least network delay and stable client buffer in the parallel VoD environment. This result shows that PMSS can provide the more quality of service.

Performance Analysis of Stepwise Parallel Processing for Cell Search in WCDMA over Rayleigh Fading Channels (레일리 페이딩 채널에서 WCDMA의 단계별 병렬 처리 셀 탐색의 성능 해석)

  • 송문규
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.2B
    • /
    • pp.125-136
    • /
    • 2002
  • It is very important to acquire the synchronization in a intercell asynchronous WCDMA system, and it is carried out through the three-step cell search process. The cell search can operate in a stepwise parallel manner, where each step works in pipelined operation, to reduce the cell search time. In case that the execution time is set to be the same in each step, excessive accumulations will be caused in both step 1 and step 3, because step 2 should take at least one frame for its processing. In general, the effect of post-detection integration becomes saturated as the number of the accumulations increases. Therefore, the stepwise parallel scheme does not give much enhancement. In this paper, the performance of the stepwise parallel processing for cell search in WCDMA system is analyzed over Rayleigh fading channels. Through the analysis, the effect of cell search parameters such as the number of accumulations in each step and the power ratio allocated among channels is investigated. In addition, the performance of the stepwise parallel cell search is improved by adjusting the execution time appropriately for each step and is compared with that of the conventional stepwise serial processing.

Four Consistency Levels in Trigger Processing (트리거 처리 4 단계 일관성 레벨)

  • ;Eric Hanson
    • Journal of KIISE:Databases
    • /
    • v.29 no.6
    • /
    • pp.492-501
    • /
    • 2002
  • An asynchronous trigger processor (ATP) is a oftware system that processes triggers after update transactions to databases are complete. In an ATP, discrimination networks are used to check the trigger conditions efficiently. Discrimination networks store their internal states in memory nodes. TriggerMan is an ATP and uses Gator network as the .discrimination network. The changes in databases are delivered to TriggerMan in the form of tokens. Processing tokens against a Gator network updates the memory nodes of the network and checks the condition of a trigger for which the network is built. Parallel token processing is one of the methods that can improve the system performance. However, uncontrolled parallel processing breaks trigger processing semantic consistency. In this paper, we propose four trigger processing consistency levels that allow parallel token processing with minimal anomalies. For each consistency level, a parallel token processing technique is developed. The techniques are proven to be valid and are also applicable to materialized view maintenance.

Optical CBC Block Encryption Method using Free Space Parallel Processing of XOR Operations (XOR 연산의 자유 공간 병렬 처리를 이용한 광학적 CBC 블록 암호화 기법)

  • Gil, Sang Keun
    • Korean Journal of Optics and Photonics
    • /
    • v.24 no.5
    • /
    • pp.262-270
    • /
    • 2013
  • In this paper, we propose a modified optical CBC(Cipher Block Chaining) encryption method using optical XOR logic operations. The proposed method is optically implemented by using dual encoding and a free-space interconnected optical logic gate technique in order to process XOR operations in parallel. Also, we suggest a CBC encryption/decryption optical module which can be fabricated with simple optical architecture. The proposed method makes it possible to encrypt and decrypt vast two-dimensional data very quickly due to the fast optical parallel processing property, and provides more security strength than the conventional electronic CBC algorithm because of the longer security key with the two-dimensional array. Computer simulations show that the proposed method is very effective in CBC encryption processing and can be applied to even ECB(Electronic Code Book) mode and CFB(Cipher Feedback Block) mode.

Real-time Parallel Processing Simulator for Modeling Portable Missile System and Performance Analysis (휴대용 유도탄 체계의 모델링과 성능분석을 위한 실시간 병렬처리 시뮬레이터)

  • Kim Byeong-Moon;Jung Soon-Key
    • Journal of the Korea Society of Computer and Information
    • /
    • v.11 no.4 s.42
    • /
    • pp.35-45
    • /
    • 2006
  • RIn this paper. we describe real-time parallel processing simulator developed for the use of performance analysis of rolling missiles. The real-time parallel processing simulator developed here consists of seeker emulator generating infrared image signal on aircraft, real-time computer, host computer, system unit, and actual equipments such as auto-pilot processor and seeker processor. Software is developed according to the design requirements of mathematic model, 6 degree-of-freedom module, aerodynamic module which are resided in real-time computer. and graphic user interface program resided in host computer. The real-time computer consists of six TI C-40 processors connected in parallel. The seeker emulator is designed by using analog circuits coupled with mechanical equipments. The system unit provides interface function to match impedance between the components and processes very small electrical signals. Also real launch unit of missiles is interfaced to simulator through system unit. In order to use the real-time parallel processing simulator developed here as a performance analysis equipment for rolling missiles, we perform verification test through experimental results in the field.

  • PDF

Computation-Communication Overlapping in AES-CCM Using Thread-Level Parallelism on a Multi-Core Processor (멀티코어 프로세서의 쓰레드-수준 병렬성을 활용한 AES-CCM 계산-통신 중첩화)

  • Lee, Eun-Ji;Lee, Sung-Ju;Chung, Yong-Wha;Lee, Myung-Ho;Min, Byoung-Ki
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.16 no.8
    • /
    • pp.863-867
    • /
    • 2010
  • Multi-core processors are becoming increasingly popular. As they are widely adopted in embedded systems as well as desktop PC's, many multimedia applications are being parallelized on multi-core platforms. However, it is difficult to parallelize applications with inherent data dependencies such as encryption algorithms for multimedia data. In order to overcome this limit, we propose a technique to overlap computation and communication using an otherwise idle core in this paper. In particular, we interpret the problem of multimedia computation and communication as a pipeline design problem at the application program level, and derive an optimal number of stages in the pipeline.

Development of Efficient Parallel Tiled Display Algorithms by Combining the Sort-first and the Sort-last Sorting Methods (전 분류 기법과 후 분류 기법의 조합을 통한 효율적 병렬 타일 가시화 알고리듬 개발)

  • Choi, Yun-Hyuk;Kim, Il-Ho;Kim, Hong-Seong;Cho, Jin-Yeon
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.36 no.2
    • /
    • pp.146-155
    • /
    • 2008
  • To improve the performance of tiled display system, two parallel tiled display algorithms are proposed by combining the sort-first and the sort-last sorting methods. In the proposed algorithms, the view frustum culling is employed along with the OpenGL display list for the sort-first sorting, and the pre-detection sort-last sparse sorting method is used for sort-last sorting. Through the benchmarking tests, the performances of two proposed algorithms are investigated. Based on the observations, it is suggested how to select an optimal algorithm among the two proposed parallel tiled display algorithms for the given visualization model.