• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.28 no.1
• /
• pp.167-177
• /
• 2018

As the number of attacks on vehicles has increased, studies on CAN-based security technologies are actively being carried out. However, since the upper layer protocol of CAN differs for each vehicle manufacturer and model, there is a great difficulty in researches such as developing anomaly detection for CAN or finding vulnerabilities of ECUs. In this paper, we propose a method to infer the detailed structure of the data field of CAN frame by analyzing CAN trace to mitigate this problem. In the existing Internet environment, many researches for reverse engineering proprietary protocols have already been carried out. However, CAN bus has a structure difficult to apply the existing protocol reverse engineering technology as it is. In this paper, we propose new field classification methods with low computation-cost based on the characteristics of data in CAN frame and existing field classification method. The proposed methods are verified through implementation that analyze CAN traces generated by simulations of CAN communication and actual vehicles. They show higher accuracy of field classification with lower computational cost compared to the existing method.

• Journal of the Institute of Convergence Signal Processing
• /
• v.12 no.2
• /
• pp.145-149
• /
• 2011

Recently, as the design of a system gets larger and more complex, functional verification method based on system-level becomes more important. The verification of a functional block mainly uses BFM(bus functional model). The larger the burden on functional verification is, the more the importance of configuring a proper verification environment increases rapidly. SystemVerilog unifies hardware design languages and verification languages in the form of extensions to the Veri log HDL. The processing of design description, function simulation and verification using same language has many advantages in system development. In this paper, we design DUT that is composed of AMBA bus and function blocks using SystemVerilog and verify the function of DUT in verification environment using layered testbench. Adaptive FIR filter and Booth's multiplier are chosen as function blocks. We confirm that verification environment can be reused through a minor adaptation of interface to verify functions of other DUT.

• Proceedings of the KIPE Conference
• /
• 2016.11a
• /
• pp.171-173
• /
• 2016

일반적으로 대형 버스 및 트럭 등 같은 경우, 부하가 아주 크다. 또한 내리막길이나 장거리 운행 시에 잦은 제동으로 인하여 마찰을 이용한 기존 방식의 브레이크들은 브레이크 파열 및 페이드 현상 때문에 제동 안전성에 문제가 있다. 이러한 제동 부담을 분담하기 위해 현재 보조브레이크(리타더)가 필수적이며, 엔진 계통의 보조브레이크가 아닌 비접촉식 브레이크 같은 친환경 보조브레이크가 요구되고 있다. 그리고 차량 제동시 발생하는 기계에너지를 전기에너지로 회생하여 에너지효율을 향상시키려는 연구가 현재 활발히 진행되고 있다. 본 논문에서는 와전류를 이용한 전자기형 리타더에서 발생되는 전기에너지를 회수하기 위한 전압 제어 방법을 다룰 것이다. 리타더의 제동에너지를 전기에너지로 회생하기 위해 L-C 공진회로로 구성하였다. 리타더를 자여자 유도발전기(Self-Excited Induction Generator)로 모델링 하였고 이를 토대로 시뮬레이션 및 실험을 진행하였다. 자여자 유도발전기의 구동 조건에 대해서 언급하고 이를 파라미터에 따라 3-D map으로 만들었다. 또 회로 중의 FET 게이트에 전압을 인가하는 제어장치의 구동펄스에 따라 바뀌는 공진회로의 전압을 분석하였으며, 이 전압을 제어하기 위하여 PI 제어기를 이용한 알고리즘을 제안하였다. 이 전압을 3상 AC/DC컨버터를 통과한 후 DC/DC컨버터를 통하여 차량 내부의 배터리에 충전되는데 제어를 위해 3상 AC/DC에서의 전압 리플을 MA(Moving Average) 방식의 필터를 사용하여 DC/DC컨버터의 입력에 맞도록 제어하였다. 이와 같이 전자기형 리타더에서 유도되는 전압을 제어기의 제어 펄스에 따라 제어할 수 있으며 Matlab Simulink를 이용하여 리타더의 모델과 그 제어기의 타당성을 보였다. 또 실제 M-G Set 실험을 통하여 그 연관성을 확인하였다.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2019.05a
• /
• pp.251-253
• /
• 2019

This paper describes an implementation of a security SoC (System-on-Chip) prototype that interfaces a microprocessor with a block cipher crypto-core. The Cortex-M0 was used as a microprocessor, and a crypto-core implemented by integrating ARIA and AES into a single hardware was used as an intellectual property (IP). The integrated ARIA-AES crypto-core supports five modes of operation including ECB, CBC, CFB, CTR and OFB, and two master key sizes of 128-bit and 256-bit. The integrated ARIA-AES crypto-core was interfaced to work with the AHB-light bus protocol of Cortex-M0, and the crypto-core IP was expected to operate at clock frequencies up to 50 MHz. The security SoC prototype was verified by BFM simulation, and then hardware-software co-verification was carried out with FPGA implementation.

• Journal of the Korea Society of Computer and Information
• /
• v.28 no.8
• /
• pp.111-118
• /
• 2023

In this paper, we propose a WiFi-based joystick with an acceleration sensor and a vibration sensor that can be used in flight simulators and VR fields. The flight simulator is a technology belonging to the ICT and SW application field and provides a simulation environment that reproduces the aircraft environment. Existing flight simulator control devices are fixed to a specific device and the user's activity area is limited. In this paper, a 3D space manipulation device was implemented for the user's free use of space. In addition, the proposed control device is designed as a WiFi communication board and display that displays information and performs 3-axis sensing for accurate and sophisticated control compared to existing VR equipment controllers. And the applicability was confirmed by implementing a Unity-based virtual environment. As a result of the implementation device verification, it was confirmed that the control device operates normally through the communication interface, It was confirmed that the sensing values in the game and the sensing values measured on the implemented board matched each other. The results of this study can be used for VR and various metaverse related contents in addition to flight simulators.

• Journal of the Korea Society of Computer and Information
• /
• v.28 no.9
• /
• pp.55-62
• /
• 2023

In this paper, we present a method that utilizes geometry-based sound generation techniques to efficiently handle multiple sound sources, wind turbulence, and temperature-dependent interactions. Recently, a method based on reduced raytracing has been proposed to update the sound position and efficiently calculate sound propagation and diffraction without recursive reflection/refraction of many rays, but this approach only considers the propagation characteristics of sound and does not consider the interaction of multiple sound sources, wind currents, and temperature. These limitations make it difficult to create sound scenes in a variety of virtual environments because they only generate static sounds. In this paper, we propose a method for efficiently constructing a sound map in a situation where multiple sounds are placed, and a method for efficiently controlling the movement of an agent through it. In addition, we propose a method for controlling sound propagation by considering wind currents and temperature. The method proposed in this paper can be utilized in various fields such as metaverse environment design and crowd simulation, as well as games that can improve content immersion based on sound.

• Journal of KIISE:Computer Systems and Theory
• /
• v.31 no.1_2
• /
• pp.125-134
• /
• 2004

Recently, an on-chip compressed cache system was presented to alleviate the processor-memory Performance gap by reducing on-chip cache miss rate and expanding memory bandwidth. This research Presents an extended on-chip compressed cache system which also significantly expands main memory capacity. Several techniques are attempted to expand main memory capacity, on-chip cache capacity, and memory bandwidth as well as reduce decompression time and metadata size. To evaluate the performance of our proposed system over existing systems, we use execution-driven simulation method by modifying a superscalar microprocessor simulator. Our experimental methodology has higher accuracy than previous trace-driven simulation method. The simulation results show that our proposed system reduces execution time by 4-23% compared with conventional memory system without considering the benefits obtained from main memory expansion. The expansion rates of data and code areas of main memory are 57-120% and 27-36%, respectively.

• Proceedings of the Korean Institute of Navigation and Port Research Conference
• /
• 2002.11a
• /
• pp.63-70
• /
• 2002

The main subject to become a hub pen is automation The automated container terminal has already operated in advanced pons and it bas been planned for the basic planning and operation design in domestic case. The key of automated container terminal is effective operation of both ATC(automated transfer crane) and AGV(automated guided vehicle) which is automated handling equipments. This is essential to productivity of automated container terminal. This study suggests the moat optimal method of equipment operation in order to minimize loading time using each three types of effective AT operation methods and AGV dispatching rules in automated container terminals. As the automated equipment operation causes unexpected deadlocks or interferences, it should be proceeded on event-based real tine. Therefore we propose the most effective ATC operation methods and AGV dispatching rules in this paper. The various states occurred in real automated container terminals are simulated to evaluate these methods. This experiment will show the most robust automated equipment operation method on various parameters(the degree of yard re-marshaling, the number of containers and the number of AGVs).

• Journal of IKEEE
• /
• v.5 no.1 s.8
• /
• pp.100-110
• /
• 2001

In this paper, we investigated several buffer management schemes for the design of shared-memory type ATM switches, which can enhance the utilization of switch resources and can support quality-of-service (QoS) functionalities. Our results show that dynamic threshold (DT) scheme demonstrate a moderate degree of robustness close to pushout(PO) scheme, which is known to be impractical in the perspective of hardware implementation, under various traffic conditions such as traffic loads, burstyness of incoming traffic, and load non-uniformity across output ports. Next, we considered buffer management strategies to support QoS functions, which utilize parameter values obtained via connection admission control (CAC) procedures to set tile threshold values. Through simulations, we showed that the buffer management schemes adopted behave well in the sense that they can protect regulated traffic from unregulated cell traffic in allocating buffer space. In particular, it was observed that dynamic partitioning is superior in terms of QoS support than virtual partitioning.

• Journal of Korea Multimedia Society
• /
• v.11 no.7
• /
• pp.1007-1015
• /
• 2008

In order to provide real-time data from sensors and instruments at manufacturing processes on web, we proposed a communication service model based on XML(eXtensible Markup Language). HTML(Hyper Text Markup Language) is inadequate for describing real-time data from manufacturing plants while it is suitable for display of non-real-time multimedia data on web. For applying XML-based web service of process data in Intranet environment, real-time performance of communication services was evaluated to provide the system design criteria. XML schema for the data presentation was proposed and its communication performance was evaluated by simulation in terms of transmission delay due to increased message length and processing delay for transformation of raw data into defined format. For transformation of raw data into XML format, we proposed two structures: one is the scheme where transformation is done at an SCC(Supervisory Control Computer) after receiving real-time data from instruments. the other is the scheme where transformation is carried out at instruments before the data are transmitted to the SCC. Performances of two structures were evaluated on a testbed under various conditions such as six packet sizes and offered loads of 20%, 50% and 80%, respectively. Test results show that proposed schemes are applicable to the systems in Ethernet 100BaseT network if total message traffic is less than 7 Mbps.