• Title/Summary/Keyword: 모드 변환

Search Result 770, Processing Time 0.028 seconds

Fabrication of Visible Light Transmittance-variable Smart Windows Using Phase Retardation Films (위상지연 필름을 이용한 가시광 투과율 가변형 스마트윈도우 제작)

  • Kim, Il-Gu;Yang, Ho-Chang;Park, Young-Min;Hong, Young Kyu;Lee, Seung Hyun
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.29 no.4
    • /
    • pp.29-34
    • /
    • 2022
  • A fabrication process of smart windows with controllable visible light transmittance by using retardation films is proposed. The 𝛌/4-phase retardation films that can convert a linearly polarized light into circularly polarized light are achieved through photo-alignment layers and reactive mesogen (RM) coating process. Two sheets of the fabricated retardation films with different orientation angles induced to light transmission mode (45°/-45°) and light blocking mode (45°/45°) for visible wavelength. We evaluated retardation characteristics according to the thickness of the birefringent RM material and found out the optimal condition for the film with 𝚫n·d of 𝛌/4-phase. The proposed structure of the smart window exhibited the light blocking ratio improved by more than 20% in the visible wavelength (380 nm to 780 nm). Finally, it was confirmed that the feasibility of the window structure by applying to a prototype for a smart window with a size of 150 × 150 mm2.

Dual-Band Six-Port Direct Conversion Receiver with I/Q Mismatch Calibration Scheme for Software Defined Radio (Software Defined Radio를 위한 I/Q 부정합 보정 기능을 갖는 이중 대역 Six-Port 직접변환 수신기)

  • Moon, Seong-Mo;Park, Dong-Hoon;Yu, Jong-Won;Lee, Moon-Que
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.21 no.6
    • /
    • pp.651-659
    • /
    • 2010
  • In this paper, a new six-port direct conversion receiver for high-speed multi-band multi-mode wireless communication system such as software defined radio(SDR) is proposed. The designed receiver is composed of two CMOS four-port BPSK receivers and a dual-band one-stage polyphase filter for quadrature LO signal generation. The four-port BPSK receiver, implemented in 0.18 ${\mu}m$ CMOS technology for the first time in microwave-band, is composed of two active combiners, an active balun, two power detector, and an analog decoder. The proposed polyphase filter adopt type-I architecture, one-stage for reduction of the local oscillator power loss, and LC resonance structure instead of using capacitor for dual-band operation. In order to extent the operation RF bandwidth of the proposed six-port receiver, we include I/Q phase and amplitude calibration scheme in the six-port junction and the power detector. The calibration range of the phase and amplitude mismatch in the proposed calibration scheme is 8 degree and 14 dB, respectively. The validity of the designed six-port receiver is successfully demonstrated by modulating M-QAM, and M-PSK signal with 40 Msps in the two-band of 900 MHz and 2.4 GHz.

Secure JPEG2000 Steganography by the Minimization of Code-block Noise Variance Changes (코드블록 노이즈 분산의 변화를 최소화하는 안전한 JPEG2000 스테가노그라피)

  • Yoon, Sang-Moon;Lee, Hae-Yeoun;Joo, Jeong-Chun;Bui, Cong-Nguyen;Lee, Heung-Kyu
    • The KIPS Transactions:PartC
    • /
    • v.15C no.3
    • /
    • pp.149-156
    • /
    • 2008
  • JPEG2000 is the upcoming image coding standard that provides better compression rate and image quality compared with JPEG. Lazy-mode steganography guarantees the safe communication under the two information loss stages in JPEG2000. However, it causes the severe changes of the code-block noise variance sequence after embedding and that is detectable under the steganalysis using the Hilbert-Huang transform (HHT) based sequential analysis. In this paper, a JPEG2000 lazy-mode steganography method is presented. The code blocks which produce the sudden variation of the noise variance after embedding are estimated by calculating low precision code-block variance (LPV) and low precision code-block noise variance (LPNV). By avoiding those code-blocks from embedding, our algorithm preserves the sequence and makes stego images secure under the HHT-based steganalytic detection. In addition, it prevents a severe degradation of image quality by using JPEG2000 quality layer information. On various 2048 images, experiments are performed to show the effective reduction of the noise variation after message embedding and the stable performance against HHT-based steganalysis.

Nondestructive Diagnosis of NPP Piping System Using Ultrasonic Wave Imaging Technique Based on a Pulsed Laser Scanning System (펄스 레이저 스캐닝 기반 초음파 영상화 기술을 활용한 원전 배관 비파괴 진단)

  • Kim, Hyun-Uk;Lee, Chang-Gil;Park, Seung-Hee
    • Journal of the Korea institute for structural maintenance and inspection
    • /
    • v.18 no.1
    • /
    • pp.166-173
    • /
    • 2014
  • A noncontact nondestructive testing (NDT) method is proposed to detect the damage of pipeline structures and to identify the location of the damage. To achieve this goal, a scanning laser source actuation technique is utilized to generate a guided wave and scans a specific area to find damage location more precisely. The ND: YAG pulsed laser is used to generate Lamb wave and a piezoelectric sensor is installed to measure the structural responses. The measured responses are analyzed using three dimensional Fourier transformation (3DFT). The damage-sensitive features are extracted by wavenumber filtering based on the 3D FT. Then, flaw imaging techniques of a pipeline structures is conducted using the damage-sensitive features. Finally, the pipes with notches are investigated to verify the effectiveness and the robustness of the proposed NDT approach.

A GaAs MMIC Multi-Function Chip with a Digital Serial-to-Parallel Converter for an X-band Active Phased Array Radar System (X-대역 능동 위상 배열 레이더 시스템용 디지털 직병렬 변환기를 포함한 GaAs MMIC 다기능 칩)

  • Jeong, Jin-Cheol;Shin, Dong-Hwan;Ju, In-Kwon;Yom, In-Bok
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.22 no.6
    • /
    • pp.613-624
    • /
    • 2011
  • An MMIC multi-function chip for an X-band active phased array radar system has been designed and fabricated using a 0.5 ${\mu}m$ GaAs p-HEMT commercial process. A digital serial-to-parallel converter is included in this chip in order to reduce the number of the control interface. The multi-function chip provides several functions: 6-bit phase shifting, 6-bit attenuation, transmit/receive switching, and signal amplification. The fabricated multi-function chip with a relative compact size of 24 $mm^2$(6 mm${\times}$4 mm) exhibits a transmit/receive gain of 24/15 dB and a P1dB of 21 dBm from 8.5 GHz to 10.5 GHz. The RMS errors for the 64 states of the 6-bit phase shift and attenuation were measured to $7^{\circ}$ and 0.3 dB, respectively over the frequency.

Kilohertz Gain-Switched Ti:sapphire Laser Operation and Femtosecond Chirped-Pulse Regenerative Amplification (KHz 반복률에서의 Ti:sapphire 이득 스위칭 레이저 발진과 펨토초 처프펄스 재생 증폭)

  • Lee, Yong-In;Ahn, Yeong-Hwan;Lee, Sang-Min;Seo, Min-Ah;Kim, Dai-Sik;Rotermund, Fabian
    • Korean Journal of Optics and Photonics
    • /
    • v.17 no.6
    • /
    • pp.556-563
    • /
    • 2006
  • We present a comprehensive study of a chirped pulse Ti:sapphire regenerative amplifier system operating at 1 kHz. Main constituents of the system are described in detail. The amplifier stage was first converted to a repetition rate-tunable kHz gain-switched nanosecond Ti:sapphire laser. Operation characteristics at different repetition rates such as build-up times of laser pulses, pump power-dependent output powers and pulse durations, damage thresholds, and tunability ranges were studied. Based on the results achieved, the switching time of the Pocket's cell used and the round trip numbers in the regenerative amplifier were optimized at 1 kHz. The output pulses with a pulse width of 50fs from a home-made Ken lens mode-locked Ti:sapphire oscillator were used as seed pulses. The pulses were expanded to 120ps in a grating stretcher prior to coupling into the 3-mirror amplifier cavity. After amplification and recompression, a stable 1kHz Ti:sapphire regenerative amplifier system, which delivers 85-fs, $320-{\mu}J$ pulses, was fully constructed.

A Study on the Fiber-Optic Voltage Sensor Using EMO-BSO (EOM-BSO 소자를 이용한 광전압센서에 관한 연구)

  • Kim, Yo-Hee;Lee, Dai-Young
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.27 no.11
    • /
    • pp.119-125
    • /
    • 1990
  • This paper describes fiber optic voltage sensor using EOM-BSO (Electro-Optic Modulator-Bismuth Silicon Oxcide). Transceiver has an electical/optical converter and an optical/electrical converter which consist of light emitting diode, PIN-PD, and electronic circuits. Multimode fiber cable of $100/140{\mu}m$ core/clad diameter is used for connecting the transceiver to fiber cable and fiber optic voltage sensor. Before our experiments, by applying the Maxwell equations and wave equations, We derive matrix equation on wave propagation in the BSO single crystal. And also we derive optimal equation on intensity modulation arising through an analyzer. According to experi-mental results, fiber optic voltage sensor has maximum $2.5{\%}$ error within the applied AC voltage of 800V. As the applied voltage increases, saturation values of voltage sensor also increase. This phenomenon is caused by optical rotatory power of BSO single crystal. And temperature dependence of sensitivity for fiber optical rotatory power of BSO single crystal. And temperature dependence of sensitivity for fiber optic voltage sensor in the temperature range from$-20^{\circ}C\to\60^{\circ}C$ are measured within ${\pm}0.6{\%}$. And frequency characteristics of the voltage sensor has good frequency characteristics from DC to 100kHz.

  • PDF

Development of Defect Inspection System for Polygonal Containers (다각형 용기의 결함 검사 시스템 개발)

  • Yoon, Suk-Moon;Lee, Seung-Ho
    • Journal of IKEEE
    • /
    • v.25 no.3
    • /
    • pp.485-492
    • /
    • 2021
  • In this paper, we propose the development of a defect inspection system for polygonal containers. Embedded board consists of main part, communication part, input/output part, etc. The main unit is a main arithmetic unit, and the operating system that drives the embedded board is ported to control input/output for external communication, sensors and control. The input/output unit converts the electrical signals of the sensors installed in the field into digital and transmits them to the main module and plays the role of controlling the external stepper motor. The communication unit performs a role of setting an image capturing camera trigger and driving setting of the control device. The input/output unit converts the electrical signals of the control switches and sensors into digital and transmits them to the main module. In the input circuit for receiving the pulse input related to the operation mode, etc., a photocoupler is designed for each input port in order to minimize the interference of external noise. In order to objectively evaluate the accuracy of the development of the proposed polygonal container defect inspection system, comparison with other machine vision inspection systems is required, but it is impossible because there is currently no machine vision inspection system for polygonal containers. Therefore, by measuring the operation timing with an oscilloscope, it was confirmed that waveforms such as Test Time, One Angle Pulse Value, One Pulse Time, Camera Trigger Pulse, and BLU brightness control were accurately output.

Development of Operation Control and AC/DC Conversion Integrated Device for DC Power Application of Small Wind Power Generation System (소형 풍력발전시스템의 직류전원 적용을 위한 운전제어 및 AC/DC변환 통합장치 개발)

  • Hong, Kyungjin
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.19 no.3
    • /
    • pp.179-184
    • /
    • 2019
  • In many countries, such as developing countries where electricity is scarce, small wind turbines in the form of Off Grid are an effective solution to solve power supply problems. In some countries, the expansion of power systems and the decline of electricity-intensive areas have led to the use of small wind power in urban road lighting, mobile communications base stations, aquaculture and seawater desalination. With this change, the size of the small wind power industry is expected to have greater potential than large-scale wind power. In the case of small wind power generators, the generator is controlled at a variable speed, and the voltage and current generated by the generator have many harmonic components. To solve this problem, the AC to DC converter to be studied in this paper is a three-phase step-up type converter with a single switch. The inductor current is controlled in discontinuous mode, and has a characteristic of having a unit power factor by eliminating the harmonic of the input current. The proposed converter is composed of LCL filter and three phase rectification boost converter at the input stage and a single phase full bridge for grid connection. It is a control system with energy storage system(ESS) that the system stabilization can be pursued against the electric power.

Design of a Low-Power 8-bit 1-MS/s CMOS Asynchronous SAR ADC for Sensor Node Applications (센서 노드 응용을 위한 저전력 8비트 1MS/s CMOS 비동기 축차근사형 ADC 설계)

  • Jihun Son;Minseok Kim;Jimin Cheon
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.16 no.6
    • /
    • pp.454-464
    • /
    • 2023
  • This paper proposes a low-power 8-bit asynchronous SAR ADC with a sampling rate of 1 MS/s for sensor node applications. The ADC uses bootstrapped switches to improve linearity and applies a VCM-based CDAC switching technique to reduce the power consumption and area of the DAC. Conventional synchronous SAR ADCs that operate in synchronization with an external clock suffer from high power consumption due to the use of a clock faster than the sampling rate, which can be overcome by using an asynchronous SAR ADC structure that handles internal comparisons in an asynchronous manner. In addition, the SAR logic is designed using dynamic logic circuits to reduce the large digital power consumption that occurs in low resolution ADC designs. The proposed ADC was simulated in a 180-nm CMOS process, and at a 1.8 V supply voltage and a sampling rate of 1 MS/s, it consumed 46.06 𝜇W of power, achieved an SNDR of 49.76 dB and an ENOB of 7.9738 bits, and obtained a FoM of 183.2 fJ/conv-step. The simulated DNL and INL are +0.186/-0.157 LSB and +0.111/-0.169 LSB.