• Spatial Information Research
• /
• v.22 no.4
• /
• pp.59-65
• /
• 2014

Recently, increasing demand for 'Digital Elevation Model(DEM)' to climate change research and various development by global warming in the Arctic region. So we need to verify the accuracy to utilize DEM. In this research, we verified 'ASTER GDEM' and 'GIMP DEM' in several DEM which constructed in the Greenland that most of the area is covered ice sheet. We divided greenland into two part, ice sheet area and non ice sheet area by using the ESA globcover. Then, comparing a difference between 'ASTER DEM', 'GIMP DEM' and ICESat elevation data to verify the accuracy. As a result, GIMP DEM has higher accuracy in ice sheet area and ASTER GDEM has higher accuracy in non-ice sheet area.

• Proceedings of the Korean Information Science Society Conference
• /
• 2003.10a
• /
• pp.823-825
• /
• 2003

보안 시스템에 대해서 고등급 평가를 받기 위해서는 정형적 방법론을 사용하여, 보안 모델을 설계하고, 보안 속성을 정확히 기술해야만 한다. 본 논문에서는 정형적 설계 방법을 통해 보안모델을 설계하고 검증하기 위한, SPR(Safety Problem Resolver) 정형검증도구의 검증방법 및 기능에 대해 소개하고자 한다.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2012.11a
• /
• pp.1578-1580
• /
• 2012

모델 검증은 시스템이 만족해야 하는 속성을 자동으로 검사하는 정형 검증 기법으로써, 많은 도메인에서 활용되고 있다. 특히 모델 검증 도구들에 따라 상태 공간 탐색 방식이 다르고, 상태 공간 탐색 방식에 따라서 생성되는 반례도 달라진다. 본 논문에서는 모델 검증의 대표적인 도구인 SPIN과 SMV에서 생성하는 반례를 상호 비교한다.

• The Transactions of the Korea Information Processing Society
• /
• v.5 no.4
• /
• pp.995-1004
• /
• 1998

This paper presents an implementation of model checking tool for LTS process specification, which checks deadlock, livelock and reachability for the state and action. The implemented formal checker using modal mu-calculus is able to verify whether properties expressed in modal logic are true on specifications. We prove experimentally that it is powerful to check, safety and liveness for the state and action on LTS. The tool is implemented by $C^{++}$ language and runs on IBM PC under Windows NT.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2008.11a
• /
• pp.868-871
• /
• 2008

Model Checking 기법은 시스템을 검증하고 반례를 제시해 주는 검증 방법으로 최근에 여러 분야에서 쓰이고 있다. 하지만 임베디드 시스템과 같이 그 검증에 있어서 시간, 자원적인 제한을 가지고 있는 분야에서는 검증할 항목을 임의로 선택해서 하는 경우가 대부분이다. 따라서 이 논문에서는 검증에 있어서 우선시 해야 할 기능들을 효율적으로 선정하는 빈도 기반 모델 검증 기법을 제안하고자 한다.

• Journal of Korean Society of Coastal and Ocean Engineers
• /
• v.10 no.3
• /
• pp.109-119
• /
• 1998

A horizontal tow-dimensional version of POM (Princeton Ocean Model) was modified in representing the bottom friction and the open boundary conditions. To simulate the flooding and drying of intertidal flats, a wetting-and-drying scheme was incorporated into the model. The model then was applied to the Chunsu Bay and its adjacent coastal water. Only the water movement due to tides, the dominant forcing in the study area, was considered. This presents the procedure and the results of model calibration and verification for the Chunsu Bay system. The model was calibrated, using the average tidal characteristics in Tide Tables, for the amplitudes and the phases of tidal waves throughout the modeling domain. Calibration results showed that the model gave a good reproduction of tidal waves. The calibrated model was verified using the time-series measurements of surface elevation and current velocity in the summer of 1995. The model reproduced the tides currents very well. calibration and verification results demonstrated that the model is capable of reproducing the tidal dynamics in the Chunsu Bay system.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.37 no.9
• /
• pp.78-85
• /
• 2000

A new analytical VLSI interconnect delay model is presented and its accuracy is experimentally verified. In the model, the transmission line parameter variations due to skin effect, proximity effect, and silicon substrate effect are taken into account. That is, the circuit model of the interconnect line that includes these effects is newly developed and analyzed. For the model verification, test patterns combined the coplanar structure with microstrip were designed by using 0.35${\mu}m$ CMOS process technology. It is shown that the accuracy of the model is less than about 10% error.

• Proceedings of the Korean Information Science Society Conference
• /
• 2001.10a
• /
• pp.337-339
• /
• 2001

모델체커(model checker)의 정확성을 판단하기 위한 방법으로 이미 엄밀하게 검증된 믿을만한 모델체커의 결과를 바탕으로 한 테스팅의 방법이 있을 수 있다. 우리가 구현한 모델체커는 게임이론을 바탕으로하여 설계 되었기 때문에 그 정확성을 쉽게 증명할 수 있고, 프로그램의 의미가 명확하게 드러나 있기 때문에 믿을 만한(reliable) 모델체커이다. 이 모델체커가 주는 결과들은 다른모델체커들의 정확성을 판단하는 기준이 될 수 있을 것이다.

• The KIPS Transactions:PartD
• /
• v.12D no.7 s.103
• /
• pp.931-936
• /
• 2005

There may be subtle errors in embedded software since its functionality is very complex. Thus formal verification for detecting them is very needed. Model checking is one of formal verification techniques, and SLAM is a well-known software model checking tool for verifying safety properties of embedded C program. In this paper, we develop a software model checker like SLAM for verifying embedded Java program Compared to SLAM, our tool allows to verify liveness properties as well as safety ones. As a result, we verify some desired properties in embedded Java program for controlling REGO robot.

• Journal of Internet Computing and Services
• /
• v.10 no.4
• /
• pp.139-149
• /
• 2009

In order to verify that a lot of legal requirements and regulations are correctly translated into software, this paper provides a solution for formal and computable representations of rules and requirements in data protection legislations with a DSML (Domain Specific Modeling Language). All policies are formally specified through Prolog and then integrated with DSML, According to the time of policy verification, this solution has two kinds of policies: static policies, dynamic policies.