• International Journal of Highway Engineering
• /
• v.9 no.2 s.32
• /
• pp.27-37
• /
• 2007

This research was conducted to determine the optimum lifting positions on precast concrete slabs for precast concrete pavement construction, based on the analysis of concrete stress distribution under various lifting conditions. To analyze stresses in concrete slabs, the finite element method was implemented and a numerical model of the precast slab that was going to be used in the experimental construction was developed. Changes in the stress distribution due to the lifting angle were investigated because slab lifting is not always performed in the perpendicular direction to the slab surface. In addition, the effect of the lifting level, the distance between the neutral axis of the slab and the lifting point, on the stress distribution was investigated since the lifting point is not always at the neutral axis of the slab. To consider the actual steel design of the precast slab, the effect of the reinforcement near the lifting point was also investigated. From this study, the optimum lifting positions of the precast slabs were determined according to the lifting angle and level, and the results were compared with the lifting positions used in the PCI standards.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.16 no.6
• /
• pp.3680-3684
• /
• 2015

A deck crane is installed on the deck of a ship by lifting method using tower crane or floating crane. The safety assessment for two points lifting method should be preceded to ensure a safe installation of deck crane. In this study, finite element models of deck crane and fixing jig are generated for the structural analysis which can evaluate a safety of lifting method. Also, reaction forces and boundary conditions considering lifting state are applied to the structural analysis. The proposed safety assessment method can be useful as an analytic tool that can provide a safer procedure for installation of deck crane by lifting method.

• Proceedings of the Korea Committee for Ocean Resources and Engineering Conference
• /
• 2004.11a
• /
• pp.288-290
• /
• 2004

• Proceedings of the Korea Multimedia Society Conference
• /
• 2002.11b
• /
• pp.122-128
• /
• 2002

푸리에 변환을 사용하는 제1세대 웨이블릿은 정규화된 그리드에서만 적용되는 반면 리프팅 스킴을 사용한 제2세대 웨이블릿은 불규칙한 그리드를 처리할 수 있다. 본 논문에서는 제2세대 웨이블릿 생성 도구인 리프팅 스킴을 사용하여 압축된 적은 데이터를 사용한 근사치 영상을 생성하는 방법으로 부분 복원과 공간 복원 알고리즘과 리프팅 스킴을 이용한 에지 검출 기법이 제안되었다.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.8
• /
• pp.75-84
• /
• 2004

In this paper, we proposed an efficient hardware architecture of line-based lifting algorithm for Motion JPEG2000. We proposed a new architecture of a lifting-based filtering cell which has an optimized and simplified structure. It was implemented in a hardware accommodating both (9,7) and (5,4) filter. Since the output rate is linearly proportional to the input rate, one can obtain the high throughput through parallel operation simply by adding the hardware units. It was implemented into both of ASIC and FPGA The 0.35${\mu}{\textrm}{m}$ CMOS library from Samsung was used for ASIC and Altera was the target for FRGA. In ASIC, the proposed architecture used 41,592 gates for the lifting arithmetic and 128 Kbit memory. For FPGA it used 6,520 LEs(Logic Elements) and 128 ESBs(Embedded System Blocks). The implementations were stably operated in the clock frequency of 128MHz and 52MHz, respectively.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.30 no.5C
• /
• pp.344-354
• /
• 2005

In this paper, we proposed a new lifting architecture for JPEG2000 and implemented to ASIC. We proposed a new cell to execute unit calculation of lifting using the property of lifting which is the repetitious arithmetic with same structure, and then recomposed the whole lifting by expanding it. After the operational sequence of lifting arithmetic was analyzed in detail and the causality was imposed for implementation to hardware, the unit cell was optimized. A new lifting kernel was organized by expanding simply the unit cell, and a lifting processor was implemented for Motion JPEG2000 using it. The implemented lifting kernel can accommodate the tile size of $1024{\times}1024$, and support both lossy compression using the (9,7) filter and lossless compression using (5,3) filter. Also, it has the same output rate as input rate, and can continuously output the wavelet coefficients of 4 types(LL, LH, HL, HH) at the same time. The implemented lifting processor completed a course of ASIC using $0.35{\mu}m$ CMOS library of SAMSUNG. It occupied about 90,000 gates, and stably operated in about 150MHz though difference from the used macro cell for the multiplier. Finally, the improved operated in about 150MHz though difference from the used macro cell for the multiplier. Finally, the performance can be identified in comparison with the previous researches and commercial IPs.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.30 no.7C
• /
• pp.647-657
• /
• 2005

In this paper, we proposed a new lifting architecture for JPEG2000 and implemented to ASIC. We proposed a new cell to execute unit calculation of lifting using the property of lifting which is the repetitious arithmetic with same structure, and then recomposed the whole lifting by expanding it. After the operational sequence of lifting arithmetic was analyzed in detail and the causality was imposed for implementation to hardware, the unit cell was optimized. A new lifting kernel was organized by expanding simply the unit cell, and a lifting processor was implemented for Motion JPEG2000 using it. The implemented lifting kernel can accommodate the tile size of 1024$\times$1024, and support both lossy compression using the (9,7) filter and lossless compression using (5,3) filter. Also, it has the same output rate as input rate, and can continuously output the wavelet coefficients of 4 types(LL, LH, HL, HH) at the same time. The implemented lifting processor completed a course of ASIC using 0.35$\mu$m CMOS library of SAMSUNG. It occupied about 90,000 gates, and stably operated in about 150MHz though difference from the used macro cell for the multiplier. Finally, the improved operated in about 150MHz though difference from the used macro cell for the multiplier. Finally, the performance can be identified in comparison with the previous researches and commercial IPs.

• Journal of Korea Multimedia Society
• /
• v.8 no.1
• /
• pp.19-26
• /
• 2005

The basis function of wavelet transform used in this paper is constructed by using lifting scheme, which is different from general wavelet transform. Lifting scheme is a new biorthogonal wavelet con-structing method, that does not use Fourier transform for constructing its basis function. In this paper, an image compression and reconstruction method using the lifting scheme was proposed. And this method improves data visualization by supporting a partial reconstruction and a local reconstruction. Approx- imations at various resolutions allow extracting various sizes of feature from an image or signal with a small amount of original information. An approximation with small size of scaling coefficients gives a brief outline of features at fast. Image compression and edge detection techniques provide good frame- works for data management and visualization in multimedia database.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.11
• /
• pp.97-104
• /
• 2004

This paper proposes an efficient VLSI architecture of 9-7/5-3 Lifting DWT filters that is used by lossy or lossless compression of JPEG2000. The proposed architecture uses only internal line memories to compute Lifting-DWT operations and its PE(Processing Element) has critical path with 1 multiplier and 1 adder. To reduce the number of PE, we make the vertical filter that is responsible for the column operations of the first level perform both the row and column operations of the second and following levels. As a result, the architecture has smaller hardware cost compared to that of other architectures. It was modeled in RTL level using VHDL and implemented on Altera APEX 20K FPGA.

• Journal of Korea Multimedia Society
• /
• v.6 no.5
• /
• pp.805-815
• /
• 2003

In this paper, we present the development of document compression codec using segmentation, wavelet lifting and bitplane coding. We use the segmentation to preserve the text appearance. We performed integer-to-integer wavelet lifting and also performed bitplane subblock coding for document compression. We acquired a high compression ratio and an efficient compression by encoding only the significant subblocks in the bitplane subblock coding. We also implemented scalar quantization by subband-oriented bit shifting. The system performs color conversion and downsampling before wavelet lifting and also performs graycode conversion and quantization before subblock coding. In the experiment, we show the performances of the system by presenting the high compression ratios and high PSNR values.