Browse > Article

ASIC Design of Lifting Processor for Motion JPEG2000  

Seo Young-Ho (유한대학 전자정보과)
Kim Dong-Wook (광운대학교 전자재료공학과)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.30, no.7C, 2005 , pp. 647-657 More about this Journal
Abstract
In this paper, we proposed a new lifting architecture for JPEG2000 and implemented to ASIC. We proposed a new cell to execute unit calculation of lifting using the property of lifting which is the repetitious arithmetic with same structure, and then recomposed the whole lifting by expanding it. After the operational sequence of lifting arithmetic was analyzed in detail and the causality was imposed for implementation to hardware, the unit cell was optimized. A new lifting kernel was organized by expanding simply the unit cell, and a lifting processor was implemented for Motion JPEG2000 using it. The implemented lifting kernel can accommodate the tile size of 1024$\times$1024, and support both lossy compression using the (9,7) filter and lossless compression using (5,3) filter. Also, it has the same output rate as input rate, and can continuously output the wavelet coefficients of 4 types(LL, LH, HL, HH) at the same time. The implemented lifting processor completed a course of ASIC using 0.35$\mu$m CMOS library of SAMSUNG. It occupied about 90,000 gates, and stably operated in about 150MHz though difference from the used macro cell for the multiplier. Finally, the improved operated in about 150MHz though difference from the used macro cell for the multiplier. Finally, the performance can be identified in comparison with the previous researches and commercial IPs.
Keywords
Lifting; Factorization; DWT; Line-based; Hardware; Filter;
Citations & Related Records
연도 인용수 순위
  • Reference
1 http://www.barco.com$_{}$contracting/ Downloads/IPProducts/BA113FDWTFactSheet. pdf
2 http://www.cast-inc.com/cores/lb_2dfdwt/lb_2d-fdwt-x.pdf
3 M. Ferretti and D. Rizzo, 'A parallel architecture for the 2-D discrete wavelet transform with integer lifting scheme,' J. VLSI Signal Processing, vol. 28, pp. 165-185, July 2001   DOI   ScienceOn
4 K. K. Parhi and T. Nishitani, 'VLSI architectures for discrete wavelet transforms,' IEEE Trans. VLSI Syst., vol. 1, pp. 191-202, June 1993   DOI   ScienceOn
5 A. Grzeszczak, M. K. MandaI, S. Panchanathan, and T. Yeap, 'VLSI implementation of discrete wavelet transform,' IEEE Trans. VLSI Syst., vol. 4, pp. 421-433, June 1996   DOI   ScienceOn
6 http://www.cast-inc.com/cores/bb_2dfdwt/casc bb_2dfdwt-x.pdf
7 http://www.amphion.com/cs6210.html
8 G. Dillen, B. Georis, J. D. Legat, and O. Cantineau, 'Combined Line-Based Architecture for the 5-3 and 9-7 Wavelet Tansform of JPEG2000', IEEE Transactions on Circuit Syst. Video Technol., vol. 13, no. 9, Sep. 2003
9 I. Daubechies and W. Sweldens, 'Factoring wavelet transforms into lifting schemes,' J. Fourier Anal. Appl., vol. 4, pp. 247-269, 1998   DOI   ScienceOn
10 W. Sweldens, 'The lifting scheme: A new philosophy in biorthogonal wavelet constructions,' in Proc. SPIE, vol. 2569, 1995, pp. 68-79   DOI
11 M. Boliek, C. Christopoulos, and Eric Majani, 'JPEG 2000 part-I final draft international standard', ISO/IEC JTC1/SC29 WG1, 24 Aug. 2000
12 http://www.cast-inc.com/cores/rc_2ddwt/rc_2dd-wt-a.pdf
13 K. Andra, C. Chakrabarti, and T. Acharya, 'A VLSI architecture for lifting-based forward and inverse wavelet transform', IEEE Trans. on Signal Processing, vol. 50, no. 4, April 2002
14 G. Lafruit, L. Nachtergaele, J. Bormans, M. Engels, and I. Bolsens, 'Optimal memory organization for scalable texture codecs in MPEG-4,' IEEE Trans. Circuits Syst. Video Technol., vol. 9, pp. 218-243, Mar. 1999   DOI   ScienceOn