• Title/Summary/Keyword: 동기제어 알고리즘

Search Result 292, Processing Time 0.024 seconds

A Packet Dropping Algorithm based on Queue Management for Congestion Avoidance (폭주회피를 위한 큐 관리 기반의 패킷 탈락 알고리즘)

  • 이팔진;양진영
    • Journal of Internet Computing and Services
    • /
    • v.3 no.6
    • /
    • pp.43-51
    • /
    • 2002
  • In this paper, we study the new packet dropping scheme using an active queue management algorithm. Active queue management mechanisms differ from the traditional drop tail mechanism in that in a drop tail queue packets are dropped when the buffer overflows, while in active queue management mechanisms, packets may be dropped early before congestion occurs, However, it still incurs high packet loss ratio when the buffer size is not large enough, By detecting congestion and notifying only a randomly selected fraction of connection, RED causes to the global synchronization and fairness problem. And also, it is the biggest problem that the network traffic characteristics need to be known in order to find the optimum average queue length, We propose a new efficient packet dropping method based on the active queue management for congestion control. The proposed scheme uses the per-flow rate and fair share rate estimates. To this end, we present the estimation algorithm to compute the flow arrival rate and the link fair rate, We shows the proposed method improves the network performance because the traffic generated can not cause rapid fluctuations in queue lengths which result in packet loss

  • PDF

Dual-Mode Reference-less Clock Data Recovery Algorithm (이중 모드의 기준 클록을 사용하지 않는 클록 데이터 복원 회로 알고리즘)

  • Kwon, Ki-Won;Jin, Ja-Hoon;Chun, Jung-Hoon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.5
    • /
    • pp.77-86
    • /
    • 2016
  • This paper describes a dual-mode reference-less CDR(Clock Data Recovery) operating at full / half-rate and its operation algorithm. Proposed reference-less CDR consists of a frequency detector, a phase detector, a charge pump, a loop filter, a voltage controlled oscillator, and a digital block. The frequency and phase detectors operate at both full / half-rate for dual-mode operation and especially the frequency detector is capable of detecting the difference between data rate and clock frequency in the dead zone of general frequency detectors. Dual-mode reference-less CDR with the proposed algorithm can recover the data and clock within 1.2-1.3 us and operates reliably at both full-rate (2.7 Gb/s) and half-rate (5.4 Gb/s) with 0.5-UI input jitter.

Total Ordering Algorithm over Reliable Multicast Protocol using Token Passing Mechanism (멀티캐스트 프로토콜상에서 토큰 전달 방법을 이용한 전체 순서화 알고리즘)

  • Won, Yu-Jae;Yu, Gwan-Jong
    • The Transactions of the Korea Information Processing Society
    • /
    • v.6 no.8
    • /
    • pp.2158-2170
    • /
    • 1999
  • It has been required more reliable communication on processes and improvement of system performance as distributed systems using multicast protocol became widespread. In distributed environment maintaining data consistency through asynchronous execution of processes and coordinating the activities of them would occurs. This paper proposes a total ordering algorithm, TORMP, in order to resolve these problems. TORMP takes advantage of multicast protocol and uses an effective token passing method. It reduces a process delaying time before transmitting its message by multicasting a token simultaneously to every process that initiates the request of the message. Moreover, the processes receiving the token start multicasting the message at the same time, which causes to cut down the overall transmission dely. In case that one process sends a message, TORMP hardly uses the procedure of controlling for ordering. It gives fairly the right of sending messages to all processes in a group with utilizing vector clock. In TORMP, unlike other algorithms, the number of packets generated during ordering process does not depend on the number of processes.

  • PDF

A Study on Parallel Operation of PWM Converter for Auxiliary Power Supply of High Speed Train (고속전철 보조전원장치용 PWM 컨버터의 병렬운전에 관한 연구)

  • Kim, Yeon-Chung;O, Geun-U;Won, Chung-Yeon;Choe, Jong-Muk;Gi, Sang-U
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.37 no.6
    • /
    • pp.64-72
    • /
    • 2000
  • This paper deals with the parallel operation of two PWM converters for auxiliary block of high speed train. The parallel operation of AC/DC PWM converter controlled by 3-level PWM switching method to operate switching devices to realize a high power factor and reduce the primary side of the transformer current harmonics is proposed. In this paper, it is presented the phase shift technique between two converters switching phase, solution to eliminate the coupling effects due to the transformer and zero crossing detection method for synchronized with the source and controller. Experimental results for laboratory system with TMS320C31 microprocessor and 10[kVA]PWM converter confirm the validity of the proposed algorithm.

  • PDF

Implementation of Adaptive Multi Rate (AMR) Vocoder for the Asynchronous IMT-2000 Mobile ASIC (IMT-2000 비동기식 단말기용 ASIC을 위한 적응형 다중 비트율 (AMR) 보코더의 구현)

  • 변경진;최민석;한민수;김경수
    • The Journal of the Acoustical Society of Korea
    • /
    • v.20 no.1
    • /
    • pp.56-61
    • /
    • 2001
  • This paper presents the real-time implementation of an AMR (Adaptive Multi Rate) vocoder which is included in the asynchronous International Mobile Telecommunication (IMT)-2000 mobile ASIC. The implemented AMR vocoder is a multi-rate coder with 8 modes operating at bit rates from 12.2kbps down to 4.75kbps. Not only the encoder and the decoder as basic functions of the vocoder are implemented, but VAD (Voice Activity Detection), SCR (Source Controlled Rate) operation and frame structuring blocks for the system interface are also implemented in this vocoder. The DSP for AMR vocoder implementation is a 16bit fixed-point DSP which is based on the TeakLite core and consists of memory block, serial interface block, register files for the parallel interface with CPU, and interrupt control logic. Through the implementation, we reduce the maximum operating complexity to 24MIPS by efficiently managing the memory structure. The AMR vocoder is verified throughout all the test vectors provided by 3GPP, and stable operation in the real-time testing board is also proved.

  • PDF

A Study on Implemetation of Non-invasive Blood Pressure (비침습적 혈압 측정 시스템 구현에 관한 연구)

  • 노영아;이종수;김영길
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2000.10a
    • /
    • pp.451-454
    • /
    • 2000
  • Invasive methode and Non-invasive methode are used in blood pressure measurement. The Invasive methode can Set the correct measured blood pressure but, it has patient feels uncomfortable. So most of cases use Non-invasive methode. The Oscillometric method is commonly apply to modem electric sphygmomanometer and using various algorithm. In this paper describe about a algorithm it control and to determinate the cuff pressure, and filtering that data for measure the blood pressure. The communicating with personal computer can pressure deflation is by Solenoid valve and it uses RS-232 system in packet communication. The main using algorithm for blood pressure measurements are maximum amplitude algorithm and oscillometric algorithm. MAA(maximum amplitude algorithm) has various measured oscillation it depend on patient's age, height, weight and arm circumference size. In this paper, 1 studied the various measured oscillation apply to characteristic ratio and can get the result of systolic blood pressure, diastolic blood pressure, mean blood pressure. It was not used same ratio to measuring oscillation. In the MAA(maximum amplitude algorithm), we hope for reduce the difference with the real blood pressure and the measured blood pressure, when it applied with various specific ratio.

  • PDF

A Fairness Improvement Algorithm using Dynamic Threshold in ATM-GFR Service (ATM-GFR 서비스에서 동적 임계치를 이용한 공평성 향상 알고리즘)

  • Kim, Nam-Hee;Kim, Byun-Gon
    • The KIPS Transactions:PartC
    • /
    • v.10C no.3
    • /
    • pp.305-310
    • /
    • 2003
  • The performance of various GFR implementations has been recently studied due to the interest to provide bandwidth guarantees with a simpler implementation than ABR in ATM networks. One of the important factors is buffer management for guaranteeing QoS in GFR service. An efficient buffer management algorithm is necessary to guarantee MCR for untagged cell in ATM switch. In this paper, we propose and evaluate a buffer management scheme to provide the GFR service guarantees. The proposed scheme can control the cell discarding for fairness in each VC, and compared with Double-EPD and DFBA. Our results show that the proposed buffer management with per-VC queuing achieves significant enhancement on goodputs and fairness index than those of existing methods.

Valve monitoring system design and implementation using an infrared sensor and ZigBee (Zigbee와 적외선 센서를 활용한 밸브 개폐 모니터링 시스템 설계 및 구현)

  • Sim, Hyun;Oh, Jae-Chul
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.10 no.1
    • /
    • pp.73-80
    • /
    • 2015
  • The valve device is installed in hazardous areas, such as a chemical plant explosion has been sealed with fire protection device to prevent the risk of explosion. In this paper, due to the explosion-proof devices using external power the device can not be used in infrared sensors and Zigbee sensor valve device by measuring the open degree of valve opening and closing of the danger zone to check whether. Valve opening and closing operation log screen time, we propose a low-power operation monitoring system administrators to manage and control the plant. Develop power control relay board apply an improved algorithm to apply the asynchronous LPL power management. The plant monitoring system and explosion-proof valve opening and closing the valve system with the intelligent device designed and implemented and tested it.

A study developing control algorithm for Pumped-Storage Synchronous motor drive (양수발전소 동기전동기의 기동제어 알고리즘에 관한 연구)

  • Kang S.W.;Park S.H.;Kim J.M.;Lim I.H.;Ryu H.S.;Kim J.S.
    • Proceedings of the KIPE Conference
    • /
    • 2003.07a
    • /
    • pp.467-471
    • /
    • 2003
  • The large synchronous motor for the pumped-storage plant(or SFC : Static Frequency Converter) has to be brought up to 100$\%$ rated speed and synchronized with the AC power network. Starting the motor from rest is achieved by switching current into the stator winding so that interaction between this stator current and the rotor flux will cause the correct direction of torque to be developed so that the motor turns in the required direction. Starting ranges of the synchronous motor are divided into three regions. The first region Is at standstill, the second that is called by the forced commutation is from standstill to 5-8$\%$ of rated speed, and the third, which is called by the natural commutation, is from 5-8$\%$ of rated speed to 100$\%$ rated speed. So this paper describes three regions of the control techniques of the pumped-storage synchronous motor drive.

  • PDF

Design of Bit Selectable and Bi-directional Interface Device using Interrupt Generator (인터럽트 발생기를 사용한 접속 비트 전환식 양방향 접속장치의 설계)

  • Lim, Tae-Young;Yi, Cheon-Hee
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.7
    • /
    • pp.17-26
    • /
    • 1999
  • In this paper, Bit selectable and Bi-directional Interface Device is described, which can communicate data with the peripheral devices. Specially, an algorithm of truth-table comparison that synthesizes the pulse-type sequential circuit pulse has been proposed to design the Interrupt Generator, and implemented in designing the Interrupt Register. Also, a description of the asynchronous design method is given to remove the clock skew phenomenon, and the output asynchronous control method which finds the optimal clock and controls all the enable signal of the output pins at the same time is presented. Using this technique interface ports have delay time of less-than 0.7ns.

  • PDF