• 대학교육
• /
• 통권111호
• /
• pp.4-6
• /
• 2001

• 대학교육
• /
• 통권154호
• /
• pp.108-114
• /
• 2008

• 대학교육
• /
• 통권58호
• /
• pp.106-109
• /
• 1992

• 대학교육
• /
• 통권115호
• /
• pp.80-83
• /
• 2002

• 대학교육
• /
• 통권88호
• /
• pp.98-99
• /
• 1997

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• 제47권2호
• /
• pp.51-59
• /
• 2010

Two logic transformations, De Morgan and re-substitution, are sufficient to convert a unate gate network (UGN) to a more general balanced inversion parity (BIP) network. Circuit classes of interest are discussed in detail. We prove that De Morgan and re-substitution transformations are test-set preserving for path delay faults. Using the results of this paper, we can easily show that a high-level test set for a function z that detects all path delay faults in any UGN realizing z also detects all path delay faults in any BIP realization of z.

• 대학교육
• /
• 통권153호
• /
• pp.124-129
• /
• 2008

• Proceedings of the KWS Conference
• /
• 대한용접접합학회 2004년도 추계학술발표대회 개요집
• /
• pp.128-129
• /
• 2004

• 베이커리
• /
• 12호통권377호
• /
• pp.121-143
• /
• 1999

• Environmental engineer
• /
• 제22권통권232호
• /
• pp.8-8
• /
• 2005