• Title/Summary/Keyword: 내장 시스템

Search Result 1,384, Processing Time 0.029 seconds

A Fault Injection Attack on the For Statement in AES Implementation (AES에 대한 반복문 오류주입 공격)

  • Park, Jea-Hoon;Bae, Ki-Seok;Oh, Doo-Hwan;Moon, Sang-Jae;Ha, Jae-Cheol
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.20 no.6
    • /
    • pp.59-65
    • /
    • 2010
  • Since an attacker can occur an error in cryptographic device during encryption process and extract secret key, the fault injection attack has become a serious threat in chip security. In this paper, we show that an attacker can retrieve the 128-bits secret key using fault injection attack on the for statement of final round key addition in AES implementation. To verify possibility of our proposal, we implement the AES system on ATmega128 microcontroller and try to inject a fault using laser beam. As a result, we can extract 128-bits secret key through just one success of fault injection.

Development of a Gas Sensor System with Built-in Low-power Signal Extraction Technique (저전력 신호 추출 기법이 내장된 가스 센서 시스템 개발)

  • Jang-Su Hyeon;Hyeon-June Kim
    • Journal of Sensor Science and Technology
    • /
    • v.32 no.2
    • /
    • pp.105-109
    • /
    • 2023
  • In this study, we present a power-efficient driving method for gas sensor systems based on the analysis of input signal characteristics. The analysis of the gas sensor output signal characteristics in the frequency domain shows that most of the signal portions are distributed in a relatively low frequency region when extracting the gas sensor signal, which can lead to further performance improvement of the gas sensor system. Therefore, the proposed gas signal extracting technique changes the operating frequency of the read-out circuit based on the frequency characteristics of the output signal of the gas sensor, resulting in a reduction of power consumption at the whole system level. The proposed sensing technique, which can be applied to a general-purpose commercial gas sensor system, was implemented in a printed circuit board (PCB) to verify its effectiveness at the commercial level.

Gait Analysis and Machine Learning-based Classification Model using Smart Insole for Alzheimer's Disease Severity Classification (스마트인솔 기반 알츠하이머 중증도 분류를 위한 보행 분석 및 기계학습 기반 분류 모델)

  • Jeon, YoungHoon;Ho, Thi Kieu Khanh;Gwak, Jeonghwan;Song, Jong-In
    • Proceedings of the Korean Society of Computer Information Conference
    • /
    • 2021.07a
    • /
    • pp.317-320
    • /
    • 2021
  • 본 연구는 주기적인 알츠하이머 병의 중증도 모니터링을 위해 스마트 인솔을 통한 보행 특징 추출과 머신러닝 기반 중증도 분류의 성능에 대해 살펴보았다. 최근 고령화가 가속화되는 추세에 있어 치매 환자가 급증하고 있으며, 중증도가 심해질수록 필요한 치료 비용 및 노력이 급증하기 때문에 조기 진단이 최선의 치료 전략으로 보여진다. 환자 친화적이고 저비용의 관성 측정 장치가 내장된 스마트 인솔만을 사용하여 다양한 보행 실험 패러다임에서 환자의 보행 특징을 추출하고, 이를 알츠하이머 병의 중증도 진단을 위한 머신러닝 기반 분류기를 훈련시켜 성능을 평가한 결과, 숫자세기와 같이 뇌에 부하를 주는 하위 작업이 포함된 복합 보행을 측정한 데이터셋을 사용하여 훈련된 분류 모델이 일반 걷기 데이터셋을 사용한 모델보다 성능이 높게 나타나는 것이 관찰되었다. 본 연구는 안전하고 환경적 제약이 적은 방법을 사용하여 시기 적절한 진단뿐만 아니라 주기적인 중증도 모니터링 시스템의 일환으로 활용될 수 있을 것이다.

  • PDF

Implementation of Digital Evidence Collection through Live Forensics (라이브 포렌식을 통한 디지털 증거 수집 구현)

  • Won-hui Lee;Ji-hoon Lee;Chae-hyeok Ahn;Su-min Woo;Sang Uk Shin
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2023.11a
    • /
    • pp.188-189
    • /
    • 2023
  • 본 연구는 사용자가 USB에 내장된 스크립트를 실행하여 실시간으로 활성 및 비활성 데이터를 수집하는 라이브 포렌식 도구의 개발에 관한 것이다. 이 도구는 컴퓨터에 USB를 삽입하고 특정 스크립트를 실행하여 중요한 디지털 증거물을 추출하고 분석하는 기능을 제공한다. 도구는 Linux와 Windows 운영 체제용 32비트 및 64비트 버전으로 제작되었으며, 대량의 데이터 처리 시간과 저장 공간 문제를 해결하여 필요한 특정 데이터만 신속하게 추출할 수 있는 효율적인 방법을 제공한다. 이 도구는 활성 데이터와 비활성 데이터를 수집하며, 활성 데이터에는 레지스터, 네트워크 정보, 프로세스 정보, 사용자 정보 등이 포함되며, 비활성 데이터에는 메타데이터, 시스템 설정 정보, 로그 파일 등이 포함된다. 이 연구에서는 라이브 포렌식 도구의 사용 방법과 수집된 결과, 데이터 분석 방법, 그로 인한 보안 이점에 대해 다루고 있다.

Development of a Remote Multi-Task Debugger for Qplus-T RTOS (Qplus-T RTOS를 위한 원격 멀티 태스크 디버거의 개발)

  • 이광용;김흥남
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.9 no.4
    • /
    • pp.393-409
    • /
    • 2003
  • In this paper, we present a multi-task debugging environment for Qplus-T embedded-system such as internet information appliances. We will propose the structure and functions of a remote multi-task debugging environment supporting environment effective ross-development. And, we are going enhance the communication architecture between the host and target system to provide more efficient cross-development environment. The remote development toolset called Q+Esto consists to several independent support tools: an interactive shell, a remote debugger, a resource monitor, a target manager and a debug agent. Excepting a debug agent, all these support tools reside on the host systems. Using the remote multi-task debugger on the host, the developer can spawn and debug tasks on the target run-time system. It can also be attached to already-running tasks spawned from the application or from interactive shell. Application code can be viewed as C/C++ source, or as assembly-level code. It incorporates a variety of display windows for source, registers, local/global variables, stack frame, memory, event traces and so on. The target manager implements common functions that are shared by Q+Esto tools, e.g., the host-target communication, object file loading, and management of target-resident host tool´s memory pool and target system´s symbol-table, and so on. These functions are called OPEn C APIs and they greatly improve the extensibility of the Q+Esto Toolset. The Q+Esto target manager is responsible for communicating between host and target system. Also, there exist a counterpart on the target system communicating with the host target manager, which is called debug agent. Debug agent is a daemon task on real-time operating systems in the target system. It gets debugging requests from the host tools including debugger via target manager, interprets the requests, executes them and sends the results to the host.

Precision Speed Control of PMSM Using Disturbance Observer and Parameter Compensator (외란관측기와 파라미터 보상기를 이용한 PMSM의 정밀속도제어)

  • 고종선;이택호;김칠환;이상설
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.6 no.1
    • /
    • pp.98-106
    • /
    • 2001
  • This paper presents external load disturbance compensation that used to deadbeat load torque observer and regulation of the compensation gain by parameter estimator. As a result, the response of PMSM follows that of the nominal plant. The load torque compensation method is compose of a dead beat observer that is well-known method. However it has disadvantage such as a noise amplification effect. To reduce of the effect, the post-filter, which is implemented by MA process, is proposed. The parameter compensator with RLSM(recursive least square method) parameter estimator is suggested to increase the performance of the load torque observer and main controller. Although RLSM estimator is one of the most effective methods for online parameter identification, it is difficult to obtain unbiased result in this application. It is caused by disturbed dynamic model with external torque. The proposed RLSM estimator is combined with a high performance torque observer to resolve the problems. As a result, the proposed control system becomes a robust and precise system against the load torque and the parameter variation. A stability and usefulness, through the verified computer simulation and experiment, are shown in this paper.

  • PDF

Development of a real-time surface image velocimeter using an android smartphone (스마트폰을 이용한 실시간 표면영상유속계 개발)

  • Yu, Kwonkyu;Hwang, Jeong-Geun
    • Journal of Korea Water Resources Association
    • /
    • v.49 no.6
    • /
    • pp.469-480
    • /
    • 2016
  • The present study aims to develop a real-time surface image velocimeter (SIV) using an Android smartphone. It can measure river surface velocity by using its built-in sensors and processors. At first the SIV system figures out the location of the site using the GPS of the phone. It also measures the angles (pitch and roll) of the device by using its orientation sensors to determine the coordinate transform from the real world coordinates to image coordinates. The only parameter to be entered is the height of the phone from the water surface. After setting, the camera of the phone takes a series of images. With the help of OpenCV, and open source computer vision library, we split the frames of the video and analyzed the image frames to get the water surface velocity field. The image processing algorithm, similar to the traditional STIV (Spatio-Temporal Image Velocimeter), was based on a correlation analysis of spatio-temporal images. The SIV system can measure instantaneous velocity field (1 second averaged velocity field) once every 11 seconds. Averaging this instantaneous velocity measurement for sufficient amount of time, we can get an average velocity field. A series of tests performed in an experimental flume showed that the measurement system developed was greatly effective and convenient. The measured results by the system showed a maximum error of 13.9 % and average error less than 10 %, when we compared with the measurements by a traditional propeller velocimeter.

Design of the Noise Margin Improved High Voltage Gate Driver IC for 300W Resonant Half-Bridge Converter (잡음 내성이 향상된 300W 공진형 하프-브리지 컨버터용 고전압 구동 IC 설계)

  • Song, Ki-Nam;Park, Hyun-Il;Lee, Yong-An;Kim, Hyoung-Woo;Kim, Ki-Hyun;Seo, Kil-Soo;Han, Seok-Bung
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.10
    • /
    • pp.7-14
    • /
    • 2008
  • In this paper, we designed the HVIC(High Voltage Gate Driver IC) which has improved noise immunity characteristics and high driving capability. Operating frequency and input voltage range of the designed HVIC is up to 500kHz and 650V, respectively. Noise protection and schmitt trigger circuit is included in the high-side level shifter of designed IC which has very high dv/dt noise immunity characteristic(up to 50V/ns). And also, rower dissipation of high-side level shifter with designed short-pulse generation circuit decreased more that 40% compare with conventional circuit. In addition, designed HVIC includes protection and UVLO circuit to prevent cross-conduction of power switch and sense power supply voltage of driving section, respectively. Protection and UVLO circuit can improve the stability of the designed HVIC. Spectre and Pspice circuit simulator were used to verify the operating characteristics of the designed HVIC.

Design of Software and Hardware Modules for a TCP/IP Offload Engine with Separated Transmission and Reception Paths (송수신 분리형 TCP/IP Offload Engine을 위한 소프트웨어 및 하드웨어 모듈의 설계)

  • Jang Hank-Kok;Chung Sang-Hwa;Choi Young-In
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.33 no.9
    • /
    • pp.691-698
    • /
    • 2006
  • TCP/IP Offload Engine (TOE) is a technology that processes TCP/IP on a network adapter instead of a host CPU to reduce protocol processing overhead from the host CPU. There have been some approaches to implementing TOE: software TOE based on an embedded processor; hardware TOE based on ASIC implementation; and hybrid TOE in which software and hardware functions are combined. In this paper, we designed software modules and hardware modules for a hybrid TOE on an FPGA that had two processor cores. Software modules are based on the embedded Linux. Hardware modules are for data transmission (TX) and reception (RX). One core controls the TX path and the other controls the RX path of the Linux. This TX/RX path separation mechanism can reduce task switching overheads between processes and overcome poor performance of single embedded processor. Hardware modules deal with creating headers for outgoing packets, processing headers of incoming packets, and fetching or storing data from or to the host memory by DMA. These can make it possible to improve the performance of data transmission and reception. We proved performance of the TOE with separated transmission and reception paths by performing experiments with a TOE network adapter that was equipped with the FPGA having processor cores.

A Proposal for Mobile Gallery Auction Method Using NFC-based FIDO and 2 Factor Technology and Permission-type Distributed Director Block-chain (NFC 기반 FIDO(Fast IDentity Online) 및 2 Factor 기술과 허가형 분산원장 블록체인을 이용한 모바일 갤러리 경매 방안 제안)

  • Noh, Sun-Kuk
    • Journal of Internet Computing and Services
    • /
    • v.20 no.6
    • /
    • pp.129-135
    • /
    • 2019
  • Recently, studies have been conducted to improve the m-commerce process in the NFC-based mobile environment and the increase of the number of smart phones built in NFC. Since authentication is important in mobile electronic payment, FIDO(Fast IDentity Online) and 2 Factor electronic payment system are applied. In addition, block-chains using distributed raw materials have emerged as a representative technology of the fourth industry. In this study, for the mobile gallery auction of the traders using NFC embedded terminal (smartphone) in a small gallery auction in which an unspecified minority participates, password-based authentication and biometric authentication technology (fingerprint) were applied to record transaction details and ownership transfer of the auction participants in electronic payment. And, for the cost reduction and data integrity related to gallery auction, the private distributed director block chain was constructed and used. In addition, domestic and foreign cases applying block chain in the auction field were investigated and compared. In the future, the study will also study the implementation of block chain networks and smart contract and the integration of block chain and artificial intelligence to apply the proposed method.